onsemi NCP700BSN18T1G
- Part No.:
- NCP700BSN18T1G
- Manufacturer:
- onsemi
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
NCP700BSN18T1G.pdf
- Description:
- IC REG LINEAR 1.8V 200MA 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,670
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP700BSN18T1G from onsemi is a 200 mA ultra-low-noise, high-PSRR LDO regulator optimized for RF power amplifier supply in battery-powered portable devices. It delivers 1.8 V output with ±2.5% accuracy, 110 mV typical dropout at 200 mA, 10 µVRMS output noise (with 100 nF BYP capacitor), and 82 dB PSRR at 1 kHz - enabling clean biasing of sensitive RF front-end stages in smartphones and GPS modules.
For engineers reviewing the NCP700BSN18T1G datasheet, pinout, applications, or equivalent options, key selection criteria include its WDFN6 1.5 mm × 1.5 mm footprint, active discharge circuit, enable-controlled shutdown (≤1 µA disable current), and stability with 1 µF ceramic output capacitors - critical for space-constrained, low-noise, battery-life-sensitive designs.
Technical Context
The NCP700BSN18T1G employs a BiCMOS process to merge bipolar low-noise performance with CMOS low ground current - achieving 70 µA no-load quiescent current and 75 µA at full 200 mA load. Its architecture integrates a PMOS pass transistor with an accessible bandgap reference node via the BYP pin, allowing external 10–100 nF capacitors to suppress noise before amplification by the error amplifier.
It features internal current limiting (310 mA typ), thermal shutdown (150 °C trip), active discharge (1 kΩ path), and logic-level enable with 0.4 V/1.2 V thresholds and 5 MΩ internal pull-down. The device operates across −40 °C to +125 °C junction temperature and supports input voltages from 2.5 V to 5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.8 V ±2.5% over −40 °C to +125 °C - ensures stable core/bias rail for RF ICs without external feedback. |
| Max Output Current | 200 mA continuous - sufficient for PA bias in LTE/WCDMA power amplifiers and precision analog blocks. |
| Dropout Voltage | 110 mV typ at 200 mA - enables operation from single-cell Li-ion (3.0 V min) while maintaining regulation down to 1.91 V input. |
| Output Noise | 10 µVRMS (10 Hz–100 kHz) with 100 nF BYP cap - meets stringent RF supply noise requirements for <0.1% EVM degradation. |
| PSRR | 82 dB typ at 1 kHz - rejects switching noise from adjacent DC-DC converters feeding the same battery rail. |
| Quiescent Current | 70 µA typ at no load; 75 µA at 200 mA - extends battery runtime in always-on sensor or standby RF circuits. |
| Enable Threshold | 0.4 V (max) low; 1.2 V (min) high - compatible with 1.8 V GPIO without level-shifting; internal 5 MΩ pull-down ensures safe default-off state. |
Pinout & Package
Package: WDFN6 (1.5 mm × 1.5 mm, 0.75 mm height, case 511BJ), Pb-free, moisture sensitivity level 1 (MSL1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - IN | Input voltage supply | Accepts 2.5 V–5.5 V; requires 1 µF ceramic decoupling close to pin for line transient immunity. |
| 2 - GND | Power ground reference | Low-impedance return path; must be connected directly to PCB ground plane under package for thermal and noise performance. |
| 3 - OUT | Regulated output | Delivers 1.8 V; stable with ≥1 µF X5R/X7R ceramic capacitor; supports active discharge during disable. |
| 4 - EN | Logic enable control | Active-high; drives device ON when >1.2 V; ≤0.1 µA shutdown current when pulled low or floating (via internal 5 MΩ RPD). |
| 5 - NC | No connect | Not internally bonded; must remain unconnected per datasheet - no routing or copper fill allowed. |
| 6 - BYP | Noise reduction node | Access to internal bandgap reference; connect 10–100 nF capacitor to GND to reduce output noise by up to 33% (vs. 10 nF). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 10 µVRMS (10 Hz–100 kHz) with 100 nF BYP cap - enables direct powering of RF PAs without additional LC filtering. |
| High PSRR at RF frequencies | 82 dB @ 1 kHz, >60 dB up to 100 kHz - suppresses ripple from buck converters sharing the same battery source. |
| Active output discharge | 1 kΩ internal discharge path activated on EN low - reduces VOUT decay time to <1 ms (with 10 µF COUT), preventing latch-up in multi-rail systems. |
| Stable with minimal capacitance | Works with 1 µF ceramic COUT (X5R/X7R) - eliminates need for large tantalum or electrolytic caps, saving board area and cost. |
| Robust protection suite | Thermal shutdown (150 °C), current limit (310 mA), short-circuit immunity - ensures reliability in unattended portable deployments. |
Applications
| Cellular Power Amplifier Supply | Low-Noise Analog Sensor Bias |
|---|---|
Use Scenario: Providing clean 1.8 V bias to LTE/WCDMA power amplifier modules in smartphones and mobile hotspots. IC Role / Device Role / Timing Role: Primary LDO regulator delivering ultra-low-noise, high-PSRR power to PA collector/drain supply rails. Use Value: Prevents AM-to-PM distortion and EVM degradation by suppressing supply-induced phase noise - verified at 200 mA load with 100 nF BYP cap. | Use Scenario: Powering high-resolution ADCs, precision op-amps, or MEMS accelerometers in industrial IoT edge nodes. IC Role / Device Role / Timing Role: Low-noise analog supply rail generator with tight DC accuracy and fast load transient response (<50 µs settling). Use Value: Maintains 16-bit+ effective resolution by limiting output noise to 10 µVRMS, avoiding signal floor elevation in µV-range sensor outputs. |
| GPS/GNSS Front-End Bias | Wearable Device Core Logic Rail |
Use Scenario: Supplying LNA and mixer stages in GPS/GNSS receivers where phase noise directly impacts C/N₀ and position accuracy. IC Role / Device Role / Timing Role: Dedicated low-noise bias source for RF front-end ICs operating at 1.575 GHz (L1) and 1.227 GHz (L2). Use Value: Achieves <−165 dBc/Hz phase noise floor at 100 kHz offset - critical for sub-3-meter positioning accuracy in urban canyons. | Use Scenario: Regulating 1.8 V core voltage for ARM Cortex-M microcontrollers and Bluetooth LE SoCs in compact wearables. IC Role / Device Role / Timing Role: Efficient, space-optimized power management IC supporting dynamic voltage scaling and deep-sleep modes. Use Value: Delivers 70 µA quiescent current in shutdown and 75 µA at full load - extends coin-cell battery life beyond 12 months in intermittent-sensing applications. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | 180 mA max output; 1.8 V ±2%; 120 mV dropout at 180 mA; 25 µVRMS noise (no BYP pin); SOT-25 package. | Lacks BYP pin for noise tuning; higher noise limits use in RF PA bias; smaller package but lower current rating. | Select when board space is more constrained than noise performance, and load current stays below 180 mA. |
| Richtek RT9013-18GB | 250 mA max output; 1.8 V ±2%; 130 mV dropout at 250 mA; 30 µVRMS noise; SOT-23-5 package; no active discharge. | Higher noise and no active discharge limit suitability in multi-rail systems requiring fast VOUT decay. | Choose for higher current headroom where PSRR >70 dB and active discharge are non-critical. |
Compared with XC6210B182MR-G and RT9013-18GB, the NCP700BSN18T1G uniquely combines 200 mA capability, 10 µVRMS noise (with BYP), active discharge, and WDFN6 footprint - making it the only option qualified for RF PA bias in miniaturized 5G client devices requiring simultaneous low noise, fast turn-off, and thermal robustness.
Availability
NCP700BSN18T1G is available at Aetrix Electronics and suitable for smartphone RF front-end design, GPS module development, and wearable sensor node production requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for NCP700BSN18T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Nasdaq: ON) is a global semiconductor leader delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and edge applications.
The NCP700B series was designed specifically for noise-sensitive RF and precision analog power delivery in portable electronics - emphasizing ultra-low noise, high PSRR, minimal footprint, and robust protection for battery-operated systems.
FAQ
What is the maximum input voltage rating for the NCP700BSN18T1G?
The NCP700BSN18T1G has an absolute maximum input voltage rating of 6 V. Operation above this level risks permanent damage. For reliable continuous operation, the recommended input voltage range is 2.5 V to 5.5 V - ensuring proper regulation at 1.8 V output while maintaining margin against dropout and thermal stress across temperature extremes.
Does the NCP700BSN18T1G require an external capacitor on the BYP pin, and what value is recommended?
Yes, the NCP700BSN18T1G requires an external capacitor between the BYP pin and GND to achieve specified ultra-low noise performance. The datasheet specifies a minimum of 10 nF to prevent turn-on overshoot; 100 nF is recommended to achieve the 10 µVRMS noise figure. Values larger than 100 nF further reduce noise but increase turn-on time proportionally - design trade-offs must be validated per application load profile.
How does the active discharge feature of the NCP700BSN18T1G function during shutdown?
When the EN pin is driven low, the NCP700BSN18T1G activates an internal 1 kΩ discharge path between the OUT and GND pins. This rapidly discharges the output capacitor - reducing VOUT decay time to under 1 ms with a 10 µF COUT. This prevents back-powering of upstream logic or latch-up in multi-supply systems, a critical requirement in modern portable architectures with tightly coupled voltage domains.
Can the NCP700BSN18T1G operate without connecting the EN pin?
Yes, the NCP700BSN18T1G can operate without external EN control: its internal 5 MΩ pull-down resistor ensures the device powers on by default when EN is left floating or unconnected. However, tying EN directly to IN is preferred for guaranteed startup - especially in noisy environments where floating pins risk unintended disable due to coupling. No external pull-up is required.
What is the thermal shutdown behavior of the NCP700BSN18T1G, and how does it recover?
The NCP700BSN18T1G triggers thermal shutdown at 150 °C (typical junction temperature) and remains latched off until the die cools to ≤135 °C (typical reset threshold). During shutdown, the output is disabled and quiescent current drops to <1 µA. Recovery is automatic and does not require cycling EN - but sustained overheating indicates inadequate PCB copper area or excessive ambient temperature, requiring thermal redesign per the datasheet's 111 °C/W JB specification.
NCP700BSN18T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- 130 µA
- PSRR:
- 82dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
NCP700BSN18T1G FAQ
1.How can I place an order for NCP700BSN18T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP700BSN18T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP700BSN18T1G reliable?
The price and inventory of NCP700BSN18T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP700BSN18T1G is usually 5 days.
3.What payment methods are accepted for NCP700BSN18T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP700BSN18T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP700BSN18T1G?
NCP700BSN18T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP700BSN18T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP700BSN18T1G?
For technical support, including NCP700BSN18T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP700BSN18T1G requirements.
6.How does Aetrix verify that NCP700BSN18T1G is sourced from the original manufacturer or authorized distributors?
All NCP700BSN18T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP700BSN18T1G meets industry standards.
7.What is the process for return or replacement of NCP700BSN18T1G?
All NCP700BSN18T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP700BSN18T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP700BSN18T1G part is unused and in its original packaging.
Return procedure for NCP700BSN18T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP700BSN18T1G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
