onsemi NCP720BMT140TBG
- Part No.:
- NCP720BMT140TBG
- Manufacturer:
- onsemi
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
NCP720BMT140TBG.pdf
- Description:
- IC REG LINEAR 1.4V 350MA 6WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:60,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP720BMT140TBG from onsemi is a 350 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS supply, delivering 1.40 V fixed output with ±2% accuracy over −40°C to +125°C. It achieves 110 mV typical dropout at full load, supports 0.8–5.5 V input and 2.4–5.5 V bias rails, and operates stably with only a 2.2 µF ceramic output capacitor - ideal for space-constrained, noise-sensitive portable electronics.
For engineers reviewing the NCP720BMT140TBG datasheet, pinout, applications, or equivalent options, key selection criteria include dual-rail operation (VIN/VBIAS), ultra-low bias current (80 µA typ), monotonic soft-start, high PSRR (>65 dB at 1 kHz for VBIAS), and thermal shutdown at +160°C.
Technical Context
The NCP720BMT140TBG implements a dual-supply architecture where VIN powers the NMOS pass element while VBIAS independently supplies internal control circuitry-including reference, error amplifier, and enable logic-enabling stable regulation even when VIN approaches VOUT. This separation allows ultra-low dropout (110 mV) and eliminates output capacitor dependency on loop stability common in PMOS LDOs.
Its built-in soft-start ensures monotonic VOUT rise to limit inrush current, and the enable pin features internal hysteresis with 1.1 V turn-on threshold. Undervoltage lockout activates below 1.6 V on VBIAS with 0.2 V hysteresis, and thermal shutdown disables output above +160°C junction temperature, re-enabling at +140°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.40 V ±2% over −40°C to +125°C - factory-programmed, no external feedback required. |
| VIN Dropout Voltage | 110 mV typical at 350 mA - enables operation with minimal headroom (e.g., 1.51 V input for 1.40 V output). |
| VBIAS Dropout Voltage | 1.15 V typical at 350 mA - defines minimum VBIAS = 2.55 V for reliable 1.40 V regulation. |
| Bias Input Current | 80 µA typical - minimizes power draw from auxiliary bias rail, critical for battery-backed systems. |
| PSRR (VBIAS) | 70 dB at 1 kHz - suppresses noise from bias supply, preserving clean output in mixed-signal SoC rails. |
| Shutdown Current | 0.5 µA typical - reduces system standby power when EN is low. |
| Stability | Guaranteed with 2.2 µF ceramic capacitor - eliminates need for large electrolytics or ESR tuning. |
Pinout & Package
Package: WDFN6 2 mm × 2 mm, 0.65 mm pitch, exposed thermal pad (Case 511BR). Requires soldering of thermal pad to PCB ground plane for optimal thermal performance (RJA = 65°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output node | Delivers stable 1.40 V to load; connects directly to output capacitor and load without series impedance. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or copper fill allowed on PCB pad. |
| 3 - EN | Enable control input | Logic-high (>1.1 V) enables regulation; logic-low (<0.4 V) disables output and reduces ISHDN to 0.5 µA. |
| 4 - BIAS | Bias supply input | Powers internal reference and control circuits; monitored by UVLO (1.6 V trip) and contributes to PSRR performance. |
| 5 - GND | Power ground reference | Common return for VIN, VBIAS, and OUT paths; must be low-impedance connection to thermal pad and system ground. |
| 6 - IN | Main input supply | Feeds NMOS pass transistor; dropout behavior defined relative to OUT; requires ≥1 µF ceramic bypass. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Decouples pass transistor drive (VIN) from control circuitry (VBIAS), enabling lower dropout and improved PSRR vs. single-rail LDOs. |
| Monotonic soft-start | Ensures controlled 140 µs startup time to 95% VOUT, preventing output overshoot and inrush-induced system reset. |
| Ultra-low bias current | 80 µA typical active current and 0.5 µA shutdown current minimize auxiliary rail loading in multi-rail power systems. |
| Thermal shutdown with hysteresis | Shuts down at +160°C and auto-recovers at +140°C - prevents thermal runaway without external intervention. |
| UVLO on VBIAS | Blocks regulation until VBIAS exceeds 1.6 V, avoiding unstable operation during bias rail ramp-up. |
Applications
| Smartphone Core Logic Rail | Tablet I/O Voltage Domain |
|---|---|
Use Scenario: Powering ARM Cortex-A series CPU cores requiring tightly regulated 1.40 V with fast transient response and minimal noise coupling. IC Role / Device Role / Timing Role: Primary post-regulator supplying core voltage after buck converter, managing load transients up to 300 mA/µs. Use Value: 40 µVRMS output noise and >65 dB PSRR at 1 kHz prevent digital switching noise from corrupting core timing margins. | Use Scenario: Delivering stable 1.40 V to LPDDR4 I/O buffers in tablet SoCs where VDDQ must track memory interface specs. IC Role / Device Role / Timing Role: Low-noise, low-dropout buffer between main PMIC and memory interface, supporting JEDEC-compliant VDDQ tolerance. Use Value: 110 mV dropout allows use with 1.51 V intermediate rail, maximizing battery runtime in deep-discharge conditions. |
| Camera Sensor Analog Bias | DVR Image Signal Processor (ISP) Core |
Use Scenario: Providing ultra-clean 1.40 V bias to CMOS image sensor analog front-end (AFE) circuits sensitive to supply ripple. IC Role / Device Role / Timing Role: Dedicated low-noise LDO isolating sensor AFE from noisy digital domains, decoupled via separate VBIAS rail. Use Value: 70 dB PSRR on VBIAS suppresses noise from shared system bias supply, reducing fixed-pattern noise in raw image data. | Use Scenario: Supplying ISP core logic in automotive-grade DVRs where junction temperature may exceed +125°C ambient. IC Role / Device Role / Timing Role: High-reliability linear regulator with thermal hysteresis, maintaining regulation across extended temperature range. Use Value: Thermal shutdown at +160°C and recovery at +140°C prevents permanent damage during sustained high-power video encoding. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout, dual-rail voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A2025PDQNR | Single-rail 250 mA LDO; no VBIAS input; 170 mV dropout at 350 mA (not rated); 1.4 V output not available - closest is 1.5 V. | Lacks dual-rail architecture and VBIAS PSRR benefit; unsuitable for noise-critical bias rail isolation. | Select only if VBIAS independence and sub-120 mV dropout are not required and 1.5 V output is acceptable. |
| NCP114AMX140TCG | Single-rail 300 mA LDO; 1.4 V fixed output; 130 mV dropout at 300 mA; no VBIAS; 65 dB PSRR at 1 kHz (VIN only). | Lower current rating and higher dropout; no bias-rail noise rejection capability. | Use where board space permits larger package (SOT-563) and dual-rail noise isolation is unnecessary. |
Compared with TPS7A2025PDQNR and NCP114AMX140TCG, the NCP720BMT140TBG uniquely delivers 1.40 V at 350 mA with dual-rail operation, enabling independent optimization of noise suppression (via VBIAS PSRR) and dropout (via NMOS topology) - critical for advanced mobile SoC power domains.
Availability
NCP720BMT140TBG is available at Aetrix Electronics and suitable for smartphone core logic rails, tablet I/O voltage domains, camera sensor analog bias, and DVR image signal processor (ISP) core applications requiring stable component supply, consistent parametric performance, and long-term manufacturability support.
Supply support for NCP720BMT140TBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCP720BMT140TBG belongs to onsemi's VLDO regulator product line, engineered specifically for noise-sensitive, space-constrained portable electronics that demand dual-rail flexibility, ultra-low dropout, and guaranteed stability with minimal external components.
FAQ
What is the exact output voltage tolerance of the NCP720BMT140TBG over temperature?
The NCP720BMT140TBG provides ±2% output voltage accuracy across the full operating junction temperature range of −40°C to +125°C, with tighter ±0.5% tolerance at +25°C. This specification is verified under defined test conditions including VBIAS ≥ (VOUT + 1.4 V), VIN ≥ VOUT + 0.5 V, and load current from 0 to 350 mA - ensuring predictable performance in real-world thermal environments where the NCP720BMT140TBG is deployed.
Can the NCP720BMT140TBG operate with only the VIN supply and no separate VBIAS connection?
No - the NCP720BMT140TBG requires both VIN and VBIAS supplies to function. VBIAS powers all internal control circuitry including the voltage reference and error amplifier; without it, the device remains in undervoltage lockout (UVLO) and will not regulate. The minimum VBIAS is 1.6 V to exit UVLO, and stable operation requires VBIAS ≥ (1.40 V + 1.4 V) = 2.8 V per datasheet specifications for the NCP720BMT140TBG.
What is the recommended output capacitor for the NCP720BMT140TBG, and why is effective capacitance critical?
The NCP720BMT140TBG is stable with a 2.2 µF ceramic output capacitor, but the datasheet specifies "effective capacitance" - not nominal value - because ceramic capacitors lose capacitance under DC bias, especially at higher voltages and low temperatures. At 1.40 V output, a 2.2 µF X5R/X7R capacitor may deliver only ~1.3 µF effective capacitance at −40°C; thus, selecting a higher nominal value (e.g., 4.7 µF) or using multiple parallel capacitors ensures the required 2.2 µF effective value is maintained across all operating conditions for the NCP720BMT140TBG.
How does the enable (EN) pin behavior differ between active and shutdown states for the NCP720BMT140TBG?
When EN ≥ 1.1 V, the NCP720BMT140TBG regulates normally with 80 µA typical bias current. When EN ≤ 0.4 V, the device enters shutdown mode, disabling the output and reducing total ground current (IGND) to 0.5 µA typical. The EN pin includes internal hysteresis (VEN(HI) − VEN(LO) = 0.7 V), preventing oscillation near the threshold. If EN is unused, it must be tied to VIN or VBIAS - floating EN is not permitted per the NCP720BMT140TBG datasheet.
Does the NCP720BMT140TBG support adjustable output voltage via external feedback resistors?
No - the NCP720BMT140TBG is a fixed-output voltage regulator with factory-programmed 1.40 V. It has no feedback (FB) pin and no provision for external resistor dividers. All variants in the NCP720 family, including the NCP720BMT140TBG, are available only in discrete fixed-voltage options ranging from 1.00 V to 1.80 V, as confirmed in the Ordering Information table on page 8 of the datasheet.
NCP720BMT140TBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.4V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.4V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 65dB ~ 25dB (1kHz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WDFN (2x2)
NCP720BMT140TBG FAQ
1.How can I place an order for NCP720BMT140TBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP720BMT140TBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP720BMT140TBG reliable?
The price and inventory of NCP720BMT140TBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP720BMT140TBG is usually 5 days.
3.What payment methods are accepted for NCP720BMT140TBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP720BMT140TBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP720BMT140TBG?
NCP720BMT140TBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP720BMT140TBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP720BMT140TBG?
For technical support, including NCP720BMT140TBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP720BMT140TBG requirements.
6.How does Aetrix verify that NCP720BMT140TBG is sourced from the original manufacturer or authorized distributors?
All NCP720BMT140TBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP720BMT140TBG meets industry standards.
7.What is the process for return or replacement of NCP720BMT140TBG?
All NCP720BMT140TBG units undergo pre-shipment inspection (PSI). If there is an issue with NCP720BMT140TBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP720BMT140TBG part is unused and in its original packaging.
Return procedure for NCP720BMT140TBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP720BMT140TBG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

