onsemi NCP752ASN30T1G
- Part No.:
- NCP752ASN30T1G
- Manufacturer:
- onsemi
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
NCP752ASN30T1G.pdf
- Description:
- IC REG LINEAR 3V 200MA 5TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,171
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP752ASN30T1G from onsemi is a 200 mA ultra-low-noise, ultra-low-quiescent-current LDO voltage regulator with fixed 3.0 V output, designed for RF-sensitive power domains in portable and battery-powered systems. It delivers ±2% output accuracy over load/line/temperature, 130 mV typical dropout at 200 mA, 11.5 µVRMS noise (100 Hz–100 kHz), and 68 dB PSRR at 1 kHz - enabling clean biasing of power amplifiers in satellite radios and precision instrumentation.
For engineers reviewing the NCP752ASN30T1G datasheet, pinout, applications, or equivalent options, key selection criteria include its Auto Low-Power Mode (12 µA IQ), active output discharge, open-drain Power Good flag with 92–96% VOUT threshold hysteresis, and stability with only a 1 µF ceramic output capacitor - critical for space-constrained, low-power RF subsystems.
Technical Context
The NCP752ASN30T1G integrates a PMOS pass transistor with adaptive ground current control to achieve ultra-low quiescent current across input voltages (2.0–5.5 V) and load conditions. Its internal bandgap reference, soft-start circuitry, and thermal shutdown (160°C trip, 20°C hysteresis) ensure robust startup and fault recovery in portable electronics.
It features an enable-controlled active discharge path (1 kΩ pull-down) and a dedicated open-drain PG output that asserts low when VOUT falls below 92% of nominal - supporting system-level power sequencing and brown-out detection without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.0 V ±2% - ensures stable core/bias rail for 3.3 V-tolerant RF ICs without external feedback network. |
| Max Output Current | 200 mA continuous - sufficient for powering single RF power amplifiers or low-power microcontrollers. |
| Dropout Voltage | 130 mV typical at 200 mA - enables operation from 3.13 V input, extending battery runtime in 3.3 V systems. |
| Quiescent Current | 12 µA typical at no load - minimizes standby power loss in always-on sensor or GPS modules. |
| Output Noise | 11.5 µVRMS (100 Hz–100 kHz) - eliminates need for external noise-bypass capacitors in sensitive RF stages. |
| PSRR | 68 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding the LDO input. |
| Power Good Threshold | 92–96% VOUT rising/falling - provides precise, hysteresis-stabilized power-good signaling for SoC reset management. |
Pinout & Package
Package: XDFN-6 (1.5 mm × 1.5 mm, 0.5 mm pitch, Case 711AE), thermally enhanced with exposed thermal pad. Optimized for high-density portable PCB layouts and efficient heat dissipation via soldered copper plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (IN) | Input supply connection | Accepts 2.0–5.5 V input; requires ≥1 µF ceramic capacitor to GND for stability and transient suppression. |
| 2 (PG) | Open-drain Power Good output | Sinks current when VOUT < 92% nominal; requires external pull-up for logic-level interface with host processor. |
| 3 (GND) | Power ground reference | Connected to die via lead frame; must be soldered to large copper pour for thermal and noise performance. |
| 4 (EN) | Enable control input | Active-high logic: >0.9 V enables regulator; <0.4 V disables with 120 nA shutdown current and active discharge. |
| 5 (N/C) | No-connect terminal | Internally unconnected; may be tied to GND to improve thermal conduction without electrical impact. |
| 6 (OUT) | Regulated output voltage | Delivers 3.0 V ±2%; stable with ≥1 µF ceramic capacitor; supports fast load transients up to 200 mA. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low noise regulation | 11.5 µVRMS (100 Hz–100 kHz) - eliminates need for external RC filters in RF PA bias rails. |
| Auto Low-Power Mode | 12 µA quiescent current at zero load - extends battery life in GPS trackers and wearable sensors. |
| Active output discharge | 1 kΩ internal pull-down on OUT during disable - ensures rapid, controlled turn-off for multi-rail sequencing. |
| Stable with minimal capacitance | Works with 1 µF ceramic COUT (no ESR requirement) - reduces BOM count and board area vs. traditional LDOs. |
| Integrated protection | Thermal shutdown (160°C), current limit (400 mA typ), and undervoltage lockout (1.5 V typ) - enables robust field operation. |
Applications
| RF Power Amplifier Biasing | Portable Medical Sensor Power |
|---|---|
|
Use Scenario: Supplying clean, low-noise bias to GaAs or SiGe RF PAs in satellite radio front-ends. IC Role / Device Role / Timing Role: Primary low-noise LDO delivering regulated 3.0 V to PA collector/drain while rejecting switching noise from PMIC. Use Value: 11.5 µVRMS noise and 68 dB PSRR prevent AM-to-PM distortion and adjacent-channel interference in narrowband RF links. |
Use Scenario: Powering ultra-low-power analog front-ends (AFE) and ADCs in handheld ECG or pulse oximeters. IC Role / Device Role / Timing Role: Main system LDO providing stable 3.0 V rail with sub-µA shutdown current during sleep cycles. Use Value: 12 µA IQ and active discharge enable <1 µA system standby current, extending single-CR2032 battery life to >1 year. |
| Smartphone Baseband Core | Bluetooth Audio SoC Supply |
|
Use Scenario: Regulating voltage for baseband processor I/O or memory interfaces requiring tight voltage tolerance. IC Role / Device Role / Timing Role: Secondary LDO supplying 3.0 V to interface logic with ±2% accuracy across −40°C to +125°C. Use Value: Load/line regulation ≤20 µV/mA and ±2% total accuracy ensure signal integrity and timing margin compliance in high-speed digital buses. |
Use Scenario: Powering Bluetooth LE audio codecs and DSP cores in true wireless stereo earbuds. IC Role / Device Role / Timing Role: Dedicated LDO with EN-controlled sequencing and PG flag for synchronized wake-up and brown-out detection. Use Value: PG output with 2% hysteresis and <5 µs reaction time enables reliable firmware-initiated power state transitions without external supervisors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1700T-3002E/MB | 300 mA rated, 1.6 µA IQ, no PG output, no active discharge, SOT-23-5 package | Lacks power sequencing support; suitable only for simple, non-critical bias rails without monitoring | Choose when lowest possible quiescent current is primary and PG/active discharge are unnecessary |
| TPL7407LDR | 250 mA rated, 25 µA IQ, integrated 7-channel NMOS array, no PG, SOIC-8 package | Multi-output driver architecture; not a single-rail LDO - intended for GPIO/peripheral driving, not precision regulation | Choose only if discrete load-switching capability is needed alongside basic regulation; not a functional substitute |
Compared with MCP1700T-3002E/MB and TPL7407LDR, the NCP752ASN30T1G uniquely combines ultra-low noise, active discharge, and a dedicated PG flag in a 1.5×1.5 mm footprint - making it the only option among the three qualified for RF PA biasing and safety-critical medical sensor power.
Availability
NCP752ASN30T1G is available at Aetrix Electronics and suitable for RF front-end modules, portable medical devices, and Bluetooth audio subsystems requiring stable component supply with guaranteed long-term manufacturability and Pb-free compliance.
Supply support for NCP752ASN30T1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications - with leadership in power management, analog, and sensing technologies.
The NCP752ASN30T1G belongs to onsemi's high-performance LDO family engineered specifically for noise-sensitive, battery-constrained RF and portable electronics - emphasizing ultra-low IQ, minimal external components, and integrated protection.
FAQ
What is the minimum input voltage required for NCP752ASN30T1G to regulate 3.0 V output?
The NCP752ASN30T1G requires a minimum input voltage of 3.13 V to maintain regulation at full 200 mA load, based on its 130 mV typical dropout voltage. At lighter loads, it can operate down to 2.0 V input, but output will drop below 3.0 V once VIN falls within the dropout range - verified per datasheet Figure 60 and Electrical Characteristics table.
Does NCP752ASN30T1G require an external bypass capacitor for noise reduction?
No, the NCP752ASN30T1G achieves 11.5 µVRMS output noise (100 Hz–100 kHz) without any external noise-bypass capacitor - a key differentiator confirmed in the datasheet Features section and Figure 49 characterization. This eliminates BOM cost and layout area typically needed for RC filtering in RF applications.
How does the Power Good (PG) output of NCP752ASN30T1G behave during startup and fault conditions?
The PG output of NCP752ASN30T1G is an open-drain signal that remains low until VOUT reaches ≥92% of 3.0 V, then pulls high after a programmable timeout delay (2 µs for NCP752A variant). It reasserts low within 5 µs if VOUT drops below 90% - enabling precise power sequencing and fault detection in real-time systems using NCP752ASN30T1G.
Can NCP752ASN30T1G be used with tantalum output capacitors?
No - the NCP752ASN30T1G datasheet explicitly advises against tantalum capacitors due to their high and temperature-dependent ESR, which risks instability. It is characterized and guaranteed stable only with ceramic capacitors ≥1.0 µF and ESR < 700 mΩ, as confirmed in Application Information section and Figure 78 stability plot.
What thermal performance can be expected from NCP752ASN30T1G in a standard PCB layout?
In a standard layout with 1 oz FR-4 PCB and 645 mm² copper area, the NCP752ASN30T1G (XDFN-6 package) has a junction-to-air thermal resistance (RJA) of 149°C/W. At 200 mA load with 3.3 V input, power dissipation is ~60 mW, resulting in ~9°C junction rise above ambient - well within safe operating limits per datasheet Thermal Characteristics table.
NCP752ASN30T1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 25 µA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- Enable, Power Good
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
NCP752ASN30T1G FAQ
1.How can I place an order for NCP752ASN30T1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP752ASN30T1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP752ASN30T1G reliable?
The price and inventory of NCP752ASN30T1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP752ASN30T1G is usually 5 days.
3.What payment methods are accepted for NCP752ASN30T1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP752ASN30T1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP752ASN30T1G?
NCP752ASN30T1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP752ASN30T1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP752ASN30T1G?
For technical support, including NCP752ASN30T1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP752ASN30T1G requirements.
6.How does Aetrix verify that NCP752ASN30T1G is sourced from the original manufacturer or authorized distributors?
All NCP752ASN30T1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP752ASN30T1G meets industry standards.
7.What is the process for return or replacement of NCP752ASN30T1G?
All NCP752ASN30T1G units undergo pre-shipment inspection (PSI). If there is an issue with NCP752ASN30T1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP752ASN30T1G part is unused and in its original packaging.
Return procedure for NCP752ASN30T1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP752ASN30T1G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
