My Inquiry
My Account
onsemi NCP7662P
- Part No.:
- NCP7662P
- Manufacturer:
- onsemi
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- -
- Datasheet:
-
NCP7662P.pdf
- Description:
- IC REG LINEAR SWITCHED CAP REG
- Quantity:
- Payment:
- Shipping:
Inventory:49,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCP7662P from onsemi is a pin-compatible charge pump voltage converter IC that inverts +1.5 V to +15 V input to –1.5 V to –15 V output using only two external capacitors-no inductor required. It features 10 kHz nominal oscillator frequency (up to 35 kHz with BOOST pin tied to V+), 96% power efficiency, and operates in SO-8 package across –40°C to +85°C. Used in RS-232 power supplies and data acquisition negative rails.
For engineers reviewing the NCP7662P datasheet, pinout, applications, or equivalent options, key selection criteria include input voltage range (1.5–15 V), output source resistance (≤100 Ω at 20 mA), oscillator configurability (1–35 kHz), LV pin logic for low-voltage optimization, and SO-8 thermal performance (470 mW PD).
Technical Context
The NCP7662P integrates MOSFET switches (1 P-channel, 3 N-channel), an internal voltage regulator, level translators, and a programmable oscillator to implement capacitor-based voltage inversion. Its logic network dynamically biases substrates of S3/S4 to prevent latch-up during startup and short-circuit conditions.
Oscillator frequency is configurable via BOOST pin (10 kHz default, 35 kHz when tied to V+), external OSC capacitor (down to ~1 kHz), or external CMOS clock (with 1 kΩ series resistor). The LV pin disables the internal regulator for supply voltages ≤3.5 V to improve low-VIN operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.5 V to 15 V - supports single-cell LiFePO₄, 3.3 V/5 V logic rails, and industrial 12 V supplies without external regulation. |
| Output Voltage Range | –1.5 V to –15 V - inverted output matches input magnitude, enabling symmetric dual-rail generation from single supply. |
| Oscillator Frequency | 5–35 kHz - adjustable via BOOST pin or OSC capacitor; higher frequency enables smaller 0.1 µF external caps for space-constrained designs. |
| Power Efficiency | 95–97% - high conversion efficiency minimizes heat rise in SO-8 package, critical for thermally dense PCB layouts. |
| Output Source Resistance | 65–120 Ω at 20 mA - defines load regulation and ripple under dynamic current; lower values achievable via paralleling multiple NCP7662P units. |
| Supply Current | 80–350 µA - ultra-low quiescent current in BOOST-open mode enables battery-powered instrumentation. |
| Operating Temperature | –40°C to +85°C - qualified for industrial and automotive under-hood auxiliary circuits. |
Pinout & Package
Package: SO-8 (D suffix, Case 751–06), 5.0 mm × 6.2 mm footprint, 1.25 mm max height, gull-wing leads, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (BOOST) | Oscillator frequency control input | Tie to V+ to raise fOSC from 10 kHz to 35 kHz; leave open or grounded for default or reduced frequency modes. |
| 2 (V+) | Positive supply input | Accepts 1.5–15 V DC; must be stable-add 2.2 µF bypass if source impedance exceeds 25 Ω. |
| 3 (CAP+) | Pump capacitor positive terminal | Connects to + terminal of C1 (polarized electrolytic); forms charge-transfer path during first half-cycle. |
| 4 (GND) | Ground reference | System ground return; must be low-impedance and shared with C2 negative terminal and load ground. |
| 5 (CAP–) | Pump capacitor negative terminal | Connects to – terminal of C1; switches polarity relative to GND during second half-cycle to invert voltage. |
| 6 (OSC) | Oscillator timing node | Connect external capacitor to GND to reduce fOSC; connect to external CMOS clock (via 1 kΩ) for precise synchronization. |
| 7 (LV) | Low-voltage mode enable | Ground for VIN ≤3.5 V to bypass internal regulator; leave open for VIN >3.5 V to ensure latch-up immunity. |
| 8 (VOUT) | Negative output terminal | Delivers inverted output; connects to – terminal of reservoir capacitor C2 and load return path. |
Key Features
| Feature | Design Value |
|---|---|
| Inductorless architecture | Eliminates EMI, size, and cost penalties of magnetic components-ideal for compact portable and medical devices. |
| Configurable oscillator | Supports 1–35 kHz range via BOOST pin or OSC capacitor, enabling trade-off between capacitor size, ripple, and efficiency. |
| LV pin logic control | Enables optimal performance at low input voltages (<3.5 V) by disabling regulator, reducing dropout and improving start-up reliability. |
| Integrated anti-latchup circuitry | Dynamic substrate biasing prevents destructive latch-up during startup, overcurrent, or output short events-no external protection needed. |
| Pin compatibility with TC7660/ICL7660 | Direct drop-in replacement in legacy designs-no PCB or BOM changes required for upgrade to improved efficiency and frequency flexibility. |
Applications
| RS-232 Power Supply | Negative Rail for Data Acquisition |
|---|---|
|
Use Scenario: Generating –5 V or –12 V from existing +5 V or +12 V system rail to power RS-232 transceivers (e.g., MAX232, SP3232). IC Role / Device Role / Timing Role: Charge pump inverter providing isolated negative supply; no timing interface-self-oscillating. Use Value: Replaces bulky inductor-based solutions; achieves <100 mVpp ripple at 10 mA load with 10 µF/10 µF capacitors and 10 kHz fOSC. |
Use Scenario: Creating clean –5 V reference for precision ADCs, op-amp biasing, or sensor signal conditioning in industrial PLC modules. IC Role / Device Role / Timing Role: Negative voltage source with low output impedance; LV pin grounded to optimize performance at 3.3 V input. Use Value: Delivers 96% efficiency and ≤80 Ω output resistance at 3.3 V input, minimizing thermal drift and enabling 16-bit measurement accuracy. |
| Voltage Splitter (VS/2) | Positive Voltage Doubler |
|
Use Scenario: Deriving ±7.5 V rails from +15 V supply for op-amp dual-supply operation in test equipment front-ends. IC Role / Device Role / Timing Role: Bidirectional charge pump configured as supply splitter; uses internal switches in complementary mode. Use Value: Achieves balanced loading and <250 Ω combined output impedance-enables >20 mA total current with <1% cross-regulation error. |
Use Scenario: Generating +10 V from +5 V for analog front-end biasing or LCD bias in handheld instruments. IC Role / Device Role / Timing Role: Pump inverter reconfigured with external diodes (D1/D2) to double positive voltage; VOUT referenced to GND. Use Value: Delivers ~+9.4 V at 10 mA with 60 Ω source impedance-avoids need for separate boost converter IC or transformer. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar charge pump inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC7660CPA | Fixed 10 kHz oscillator; no BOOST or LV pins; 90% typical efficiency; wider –40°C to +125°C temp range. | Lacks frequency tuning and low-VIN optimization-suitable only for fixed 5 V/12 V systems with stable loads. | Choose TC7660CPA only if design requires extended temperature rating and no oscillator adjustment is needed. |
| MAX660CPA | Adjustable 10–100 kHz oscillator; 92% efficiency; integrated feedback for regulated output; requires external resistors for VOUT setpoint. | Supports regulated negative output but adds complexity-requires extra components and layout area vs. NCP7662P's simplicity. | Choose MAX660CPA when output voltage regulation (±1%) is mandatory and board space allows for feedback network. |
Compared with TC7660CPA and MAX660CPA, the NCP7662P uniquely balances configurability (BOOST/LV pins), high efficiency (96%), and SO-8 integration-making it optimal for cost-sensitive, space-constrained industrial and instrumentation designs where unregulated but stable inversion is sufficient.
Availability
NCP7662P is available at Aetrix Electronics and suitable for RS-232 power supplies, data acquisition negative rails, voltage splitters, and portable instrument voltage doublers requiring stable component supply across industrial temperature ranges.
Supply support for NCP7662P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The NCP7662P belongs to onsemi's analog power management portfolio, designed specifically for low-noise, inductorless DC-DC conversion in space- and cost-constrained embedded systems.
FAQ
What is the maximum input voltage the NCP7662P can handle?
The NCP7662P has an absolute maximum supply voltage rating of +16.5 V. Operation above this level risks permanent damage. For reliable continuous operation, the recommended input range is +1.5 V to +15 V per the datasheet's Electrical Characteristics table. Exceeding +15 V-even briefly-may trigger latch-up or degrade long-term reliability.
Can the NCP7662P generate regulated output voltage?
The NCP7662P itself provides unregulated inverted output. However, a regulated negative supply can be built using external feedback-such as the MC33201 op-amp circuit shown in Figure 12 of the datasheet. That configuration adjusts the NCP7662P's input voltage dynamically to maintain stable VOUT, achieving <5 Ω effective output impedance at 10 mA load.
How does the LV pin affect NCP7662P operation at 3.3 V input?
At 3.3 V input, the LV pin must be connected to GND to disable the internal voltage regulator. This reduces dropout and improves start-up behavior and efficiency. Leaving LV open at 3.3 V risks insufficient gate drive to internal MOSFETs, causing erratic oscillation or failure to invert-per Note 4 in the datasheet's Electrical Characteristics section.
Is the NCP7662P pin-compatible with the ICL7660?
Yes-the NCP7662P is explicitly designed as a pin-compatible upgrade to the ICL7660 and TC7660. All eight pins match function-for-function (BOOST = ICL7660 pin 1, V+ = pin 2, etc.), and the SO-8 footprint aligns with industry-standard 150-mil lead spacing. No PCB redesign is needed for drop-in replacement.
What capacitor types and values are recommended for NCP7662P in a 5 V → –5 V application?
For +5 V to –5 V conversion at 10 kHz, use two 10 µF polarized aluminum or tantalum electrolytic capacitors (C1 on CAP+/CAP–, C2 on VOUT/GND), rated ≥16 V. For BOOST-enabled 35 kHz operation, 0.1 µF X7R ceramic capacitors suffice-reducing board area by >90% while maintaining <150 mVpp ripple at 10 mA load.
NCP7662P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Topology:
- -
- Number of Outputs:
- -
- Frequency - Switching:
- -
- Voltage/Current - Output 1:
- -
- Voltage/Current - Output 2:
- -
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- -
- w/Supervisor:
- -
- w/Sequencer:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
NCP7662P FAQ
1.How can I place an order for NCP7662P through Aetrix?
Please submit a Request for Quotation (RFQ) for NCP7662P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCP7662P reliable?
The price and inventory of NCP7662P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCP7662P is usually 5 days.
3.What payment methods are accepted for NCP7662P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCP7662P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCP7662P?
NCP7662P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCP7662P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCP7662P?
For technical support, including NCP7662P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCP7662P requirements.
6.How does Aetrix verify that NCP7662P is sourced from the original manufacturer or authorized distributors?
All NCP7662P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCP7662P meets industry standards.
7.What is the process for return or replacement of NCP7662P?
All NCP7662P units undergo pre-shipment inspection (PSI). If there is an issue with NCP7662P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCP7662P part is unused and in its original packaging.
Return procedure for NCP7662P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCP7662P Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
