onsemi NCV5662DS15R4G
- Part No.:
- NCV5662DS15R4G
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
NCV5662DS15R4G.pdf
- Description:
- IC REG LINEAR 1.5V 2A D2PAK-5
- Quantity:
- Payment:

- Shipping:

Inventory:1,221
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV5662DS15R4G from onsemi is an automotive-grade, fixed-output 1.5 V, 2.0 A low-dropout linear regulator in D2PAK package with ultra-fast transient response (1–3 µs), 26 µVrms output noise, and integrated Enable and Error Flag functions. It delivers stable power to ASIC cores and server VRM post-regulation stages under high-current, thermally demanding conditions.
For engineers reviewing the NCV5662DS15R4G datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage at 2.0 A (1.0–1.3 V), AEC-Q100 qualification, thermal shutdown at 160°C, and error flag threshold at 91–97% of nominal output.
Technical Context
The NCV5662DS15R4G implements a bipolar-based LDO architecture with a 0.9 V internal reference and low-ground-current design (≤3.0 mA, load-independent). Its error flag circuitry monitors regulated output against a precision threshold (91–97% VOUT) and asserts open-drain low within 50 µs when out-of-regulation-excluding transient blips.
It features dual protection: current limiting clamps peak output at 3.0 A (beyond 2.0 A rated), and thermal shutdown activates at 160°C. The device operates across −40°C to +125°C ambient, with input voltage range from (VOUT + VDO) up to 18 V, supporting post-regulation in multi-rail systems where headroom is constrained.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.5 V ±1% at 25°C; ±1.5% over −20°C to +125°C - ensures tight regulation for sensitive logic rails. |
| Max Output Current | 2.0 A continuous - supports high-current FPGA/ASIC core supplies without external pass devices. |
| Dropout Voltage | 1.0 V typical, 1.3 V max at 2.0 A - enables operation with only 2.5 V input for 1.5 V output, critical in low-headroom systems. |
| Ground Current | ≤3.0 mA at full load - minimizes quiescent power loss independent of output current, improving efficiency at light loads. |
| Noise Voltage | 26 µVrms (no bypass capacitor required) - eliminates need for external noise-reduction caps, simplifying layout for noise-sensitive analog/digital hybrids. |
| PSRR | >65 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters, preserving signal integrity in mixed-signal SoCs. |
| Error Flag Threshold | 91–97% of VOUT - provides early warning of undervoltage before functional failure, enabling system-level fault recovery. |
Pinout & Package
D2PAK-5 (Case 936A-02), thermally enhanced surface-mount package with exposed tab connected to GND. Designed for high-power dissipation with RJA = 45°C/W (on 1-in² copper).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | EN | Enable input: logic-high ≥1.3 V enables regulator; logic-low ≤0.3 V disables output and reduces ground current to ≤300 µA. |
| 2 | Vin | Main input supply (2–18 V); pins 2 and 5 must be paralleled externally for full 2.0 A capability. |
| 3 & Tab | GND | Power ground and thermal path; exposed tab must be soldered to PCB ground plane for thermal performance. |
| 4 | Vout | Regulated 1.5 V output; requires ≥10 µF output capacitance (ESR 50–300 mΩ) for stability. |
| 5 | EF | Error Flag open-drain output: pulled low when VOUT drops below 91–97% of nominal; requires external 100 kΩ pull-up to Vin. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast load transient response | Settling time 1–3 µs - maintains regulation during sudden CPU/GPU current steps without external compensation. |
| AEC-Q100 qualified | Grade 1 (−40°C to +125°C) with PPAP capability - certified for automotive infotainment and ADAS domain controllers. |
| Thermal shutdown | 160°C junction limit with hysteresis - prevents permanent damage during overload or poor heatsinking while allowing safe auto-recovery. |
| Low-noise operation | 26 µVrms without bypass capacitor - eliminates BOM cost and board space for noise-filtering ceramics in compact modules. |
| Enable-controlled sequencing | EN pin compatible with 1.8/3.3/5 V logic - enables precise power-up/down timing control in multi-rail systems with no external level-shifting. |
Applications
| Server VRM Post-Regulation | Automotive ADAS Domain Controller |
|---|---|
Use Scenario: Final-stage regulation for 1.5 V FPGA fabric or AI accelerator core after primary buck converter. IC Role / Device Role / Timing Role: Low-noise, high-current LDO providing clean, sequenced power with real-time fault reporting via EF pin. Use Value: 26 µVrms noise and 1–3 µs transient response prevent bit errors and timing violations in high-speed SerDes interfaces. | Use Scenario: Powering vision processor SoC in camera ECU requiring AEC-Q100 compliance and fault diagnostics. IC Role / Device Role / Timing Role: Automotive-qualified LDO delivering 1.5 V at 2.0 A with error flag tied to MCU watchdog for fail-safe shutdown. Use Value: 91–97% EF threshold enables early detection of input droop or thermal derating before SoC reset occurs. |
| Industrial PLC I/O Module | Networking ASIC Bias Supply |
Use Scenario: Stable 1.5 V bias for isolated ADC/DAC signal chains in harsh factory environments. IC Role / Device Role / Timing Role: High-PSRR (>65 dB) LDO rejecting noise from adjacent motor drives and communication transceivers. Use Value: 65 dB PSRR at 1 kHz suppresses switching artifacts from 48 V DC-DC converters, preserving 16-bit measurement accuracy. | Use Scenario: Core voltage supply for multi-gigabit Ethernet PHY ASIC requiring fast load step response. IC Role / Device Role / Timing Role: 2.0 A LDO with ultra-fast transient recovery ensuring voltage stays within ±3% during 1.5 A load jumps. Use Value: 1–3 µs settling time prevents link training failures and packet loss during burst traffic events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCP5662DS15R4G | Commercial grade (−40°C to +85°C), same electrical specs and pinout - lacks AEC-Q100 qualification and EF pin functionality. | Suitable for non-automotive industrial or computing use where extended temperature and fault reporting are not required. | Select when cost sensitivity outweighs automotive qualification and diagnostic needs. |
| TPS7A8300RGRT | 2.0 A, 1.5 V fixed, 25 µVrms noise, but no error flag; RDO = 0.85 V @ 2 A; uses 5-pin VSON package (3.0 × 3.0 mm). | Targeted at space-constrained portable electronics; lacks EF pin and automotive qualification. | Choose for compact footprint and marginally lower dropout, accepting absence of fault signaling. |
Compared with NCP5662DS15R4G, the NCV5662DS15R4G adds AEC-Q100 qualification and functional error flag-critical for automotive safety monitoring-while matching all core LDO parameters. Versus TPS7A8300RGRT, it trades smaller footprint for robust D2PAK thermal performance and integrated diagnostics, better suited for high-reliability, high-power applications.
Availability
NCV5662DS15R4G is available at Aetrix Electronics and suitable for server VRM post-regulation, automotive ADAS domain controllers, and industrial PLC I/O modules requiring stable component supply across extended temperature and long lifecycle commitments.
Supply support for NCV5662DS15R4G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and IoT markets.
The NCV5662 series belongs to onsemi's automotive-qualified LDO portfolio, designed specifically for high-current, low-noise, fault-aware power delivery in safety-critical vehicle subsystems.
FAQ
What is the maximum input voltage rating for the NCV5662DS15R4G?
The NCV5662DS15R4G has an absolute maximum input voltage of 18 V. Operation is specified from (VOUT + VDO) up to 9 V for normal use, but the device withstands transient inputs up to 18 V without damage. This headroom allows integration after wide-range DC-DC converters in automotive and industrial systems where input surges may occur. Always verify safe operating area per datasheet Figure 14 when designing for high differential voltage conditions.
Does the NCV5662DS15R4G require an external bypass capacitor to achieve its specified 26 µVrms noise performance?
No, the NCV5662DS15R4G achieves 26 µVrms output noise without any external bypass capacitor-this is a verified specification under standard test conditions (Cin = Cout = 150 µF, IOUT = 10 mA, TA = 25°C). The internal architecture eliminates the need for additional ceramic capacitors typically used for noise suppression, reducing BOM count and PCB area. However, proper input/output capacitance remains essential for stability and transient response.
How does the Error Flag (EF) pin on the NCV5662DS15R4G behave during startup and fault conditions?
The EF pin on the NCV5662DS15R4G is an open-drain output that remains high-impedance until the output reaches regulation. Once enabled and stable, EF stays logic high unless VOUT falls below 91–97% of nominal (1.365–1.455 V for 1.5 V output), at which point it pulls low within 50 µs. During startup, EF asserts high only after VOUT crosses the threshold and remains stable-no blanking is applied to startup overshoot. This behavior makes NCV5662DS15R4G suitable for systems requiring precise undervoltage detection without false triggers.
What thermal derating applies to the NCV5662DS15R4G when mounted on a 1 oz copper PCB without forced airflow?
With a 1-in² copper pad (1 oz), the NCV5662DS15R4G has RJA = 45°C/W. At TA = 125°C and TJ(max) = 150°C, maximum allowable power dissipation is 556 mW - limiting continuous output current to ~370 mA at 2.5 V input (1.0 V dropout). To sustain 2.0 A, thermal design must reduce RJA via larger copper area, multiple thermal vias, or heatsinking. Derating curves in Figure 5 and Figure 8 confirm VDO and ISC remain stable across temperature, but power handling depends entirely on PCB layout.
Is the NCV5662DS15R4G pin-compatible with other members of the NCP5662/NCV5662 family?
Yes, the NCV5662DS15R4G shares identical pinout and package (D2PAK-5) with all DS-suffix fixed-output variants (e.g., NCV5662DS33R4G) and the adjustable NCV5662DSADJR4G. Pin 1 = EN, Pin 2 = Vin, Pin 3/Tab = GND, Pin 4 = Vout, Pin 5 = EF (fixed) or ADJ (adjustable). This allows drop-in replacement across output voltages and versions-though EF and ADJ functions are mutually exclusive and require corresponding schematic updates for correct operation.
NCV5662DS15R4G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 9V
- Voltage - Output (Min/Fixed):
- 1.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.3V @ 2A
- Current - Output:
- 2A
- Current - Quiescent (Iq):
- 3 mA
- Current - Supply (Max):
- -
- PSRR:
- 70dB ~ 65dB (120Hz ~ 1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
NCV5662DS15R4G FAQ
1.How can I place an order for NCV5662DS15R4G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV5662DS15R4G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV5662DS15R4G reliable?
The price and inventory of NCV5662DS15R4G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV5662DS15R4G is usually 5 days.
3.What payment methods are accepted for NCV5662DS15R4G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV5662DS15R4G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV5662DS15R4G?
NCV5662DS15R4G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV5662DS15R4G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV5662DS15R4G?
For technical support, including NCV5662DS15R4G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV5662DS15R4G requirements.
6.How does Aetrix verify that NCV5662DS15R4G is sourced from the original manufacturer or authorized distributors?
All NCV5662DS15R4G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV5662DS15R4G meets industry standards.
7.What is the process for return or replacement of NCV5662DS15R4G?
All NCV5662DS15R4G units undergo pre-shipment inspection (PSI). If there is an issue with NCV5662DS15R4G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV5662DS15R4G part is unused and in its original packaging.
Return procedure for NCV5662DS15R4G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV5662DS15R4G Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

