Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCV57152MNADJTYG

Name: NCV57152MNADJTYG
Brand: onsemi
SKU: NCV57152MNADJTYG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCV57152MNADJTYG

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 8-VDFN Exposed Pad

Datasheet:: NCV57152MNADJTYG.pdf

Description:: IC REG LINEAR POS ADJ 1.5A 8DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,703

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCV57152MNADJTYG from onsemi is an automotive-grade, adjustable-output, very low-dropout (VLDO) linear regulator delivering up to 1.5 A output current with 330 mV typical dropout at full load, 1.24 V to 13 V adjustable output range, and operation down to 1.8 V input voltage. It serves as a post-regulator in FPGA/DSP power supplies and battery-charger systems requiring high precision and fast transient response.

For engineers reviewing the NCV57152MNADJTYG datasheet, pinout, applications, or equivalent options, key selection criteria include its AEC-Q100 qualification, DFN8-4x4 thermal performance (R_JA = 75 °C/W), reverse output current protection, and logic-compatible enable/flag pins for system-level fault monitoring and sequencing control.

Technical Context

The NCV57152MNADJTYG implements an adjustable feedback architecture where the ADJ pin maintains a precise 1.24 V reference, enabling output voltage setting via external resistor divider. Its internal error amplifier drives a PMOS pass transistor optimized for low dropout and fast load transient recovery.

It integrates CMOS/TTL-compatible EN and open-collector FLG pins, thermal shutdown, current limiting (2.0–3.0 A), and reverse output current protection-critical for automotive backup-battery scenarios where V_OUT may exceed V_IN. The device is stable with ≥47 µF ceramic output capacitors and operates across −40 °C to +125 °C junction temperature.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current	1.5 A maximum continuous - supports high-current FPGA core rails and DSP I/O supplies without derating at T_J ≤ 125 °C.
Dropout Voltage	330 mV typical at 1.5 A - enables regulation from 1.8 V input to 1.5 V output, minimizing power loss in low-V_IN battery-fed systems.
Output Voltage Range	1.24 V to 13 V adjustable - set by external R1/R2 divider; accommodates diverse logic supply voltages including 1.8 V, 2.5 V, 3.3 V, and 5 V rails.
Ground Current	40–80 mA at 1.5 A load - low quiescent current preserves efficiency in always-on automotive modules.
Input Voltage Range	1.8 V to 13.5 V operating - compatible with 12 V automotive battery systems after pre-regulation, plus wide-input switching supply post-regulation.
Accuracy	±2% over load/temperature (DFN package) - ensures tight voltage tolerance for sensitive analog and mixed-signal circuits.
Thermal Protection	Internal thermal shutdown at T_J > 125 °C - prevents damage during sustained overload or poor PCB heatsinking.

Pinout & Package

NCV57152MNADJTYG is housed in a thermally enhanced DFN8-4x4 mm package (Case 488AF) with exposed thermal pad connected to GND. The 8-pin layout supports compact, high-power-density PCB designs and requires controlled-impedance routing for EN/FLG signals.

Pin/Terminal	Circuit Role	Design Meaning
1	GND	Power ground reference and thermal path - must be soldered to large copper pour for R_JA = 75 °C/W performance.
2	VIN	Main input supply - accepts 1.8–13.5 V; requires ≥1 µF local ceramic bypass within 1 inch of pin.
3	EN	CMOS/TTL-compatible enable - logic high (>1.4 V) enables regulator; logic low (<0.8 V) shuts down with <5 µA leakage.
4,5	NC	No internal connection - left floating or tied to GND per layout best practice; no electrical function.
6	VOUT	Regulated output - delivers up to 1.5 A; connects to load and output capacitor (≥47 µF ceramic).
7	ADJ	Feedback node - held at 1.24 V; forms voltage divider with R1/R2 to set V_OUT; bias current ≤350 nA.
8	FLG	Open-collector error flag - active-low when V_OUT drops below 95% nominal; sinks up to 5 mA for system fault signaling.
EP	Exposed Pad	Thermal and electrical ground - mandatory connection to PCB GND plane for thermal management and EMI reduction.

Key Features

Feature	Design Value
AEC-Q100 qualified (Grade 1)	Validated for −40 °C to +125 °C operation with PPAP capability - meets automotive functional safety requirements for body control and infotainment modules.
Reverse output current protection	Withstands up to 6.5 V reverse V_OUT−V_IN differential during shutdown - enables safe use with backup batteries or hot-swap power domains.
Fast transient response	Stable with ceramic output caps; load step recovery time <500 µs - maintains voltage integrity during FPGA configuration bursts or processor DVFS transitions.
Logic-compatible EN/FLG	EN accepts 0–13.5 V; FLG drives standard pull-up resistors - simplifies interface with microcontrollers and PMIC sequencers without level-shifting.
Low ground current	60 mA typical at 1.5 A load - reduces total system power consumption in always-on telematics and gateway ECUs.
Thermal shutdown & current limit	Internally limits output to ~2.5 A and disables above 125 °C - protects downstream circuitry during short-circuit or thermal overload events.

Applications

Automotive Body Control Module (BCM)	FPGA Core Power Supply
Use Scenario: Regulating 12 V battery-derived input to 1.8 V for microcontroller I/O and CAN transceiver logic in a vehicle door module. IC Role / Device Role / Timing Role: Primary post-regulator providing clean, low-noise 1.8 V rail with fast transient response to handle CAN bus arbitration spikes and window lift motor startup surges. Use Value: 330 mV dropout enables stable 1.8 V output even as battery sags to 1.8 V + 0.33 V = 2.13 V, extending operational range during cold-crank conditions.	Use Scenario: Delivering 1.2 V core voltage to Xilinx Artix-7 FPGA during configuration and dynamic partial reconfiguration. IC Role / Device Role / Timing Role: Adjustable LDO supplying tightly regulated core voltage with <2% accuracy and sub-500 µs load-step recovery to prevent configuration errors. Use Value: 1.24 V reference and low ADJ pin bias current (≤350 nA) ensure precise V_OUT setting across temperature, critical for FPGA timing closure.
Industrial Battery Charger Management	Networking Equipment Point-of-Load (POL)
Use Scenario: Generating 5 V auxiliary rail from a 7–12 V Li-ion battery pack to power charger controller ICs and status LEDs. IC Role / Device Role / Timing Role: High-current LDO acting as isolated secondary regulator, decoupling charger logic from battery voltage fluctuations during CC/CV charging phases. Use Value: Reverse current protection prevents battery discharge through V_OUT→V_IN path when main DC input is removed, preserving state-of-charge during AC dropout.	Use Scenario: Providing 3.3 V to Ethernet PHY and packet buffer memory in a 10/100BASE-T switch with strict EMI limits. IC Role / Device Role / Timing Role: Low-noise, ceramic-capable POL regulator minimizing conducted emissions while supporting burst-mode traffic loads. Use Value: PSRR >60 dB at 100 kHz (per datasheet Fig. 16/17) suppresses switching noise from upstream DC/DC converters, ensuring signal integrity on MDI lines.

Automotive Body Control Module (BCM)

FPGA Core Power Supply

Use Scenario: Regulating 12 V battery-derived input to 1.8 V for microcontroller I/O and CAN transceiver logic in a vehicle door module.

IC Role / Device Role / Timing Role: Primary post-regulator providing clean, low-noise 1.8 V rail with fast transient response to handle CAN bus arbitration spikes and window lift motor startup surges.

Use Value: 330 mV dropout enables stable 1.8 V output even as battery sags to 1.8 V + 0.33 V = 2.13 V, extending operational range during cold-crank conditions.

Use Scenario: Delivering 1.2 V core voltage to Xilinx Artix-7 FPGA during configuration and dynamic partial reconfiguration.

IC Role / Device Role / Timing Role: Adjustable LDO supplying tightly regulated core voltage with <2% accuracy and sub-500 µs load-step recovery to prevent configuration errors.

Use Value: 1.24 V reference and low ADJ pin bias current (≤350 nA) ensure precise V_OUT setting across temperature, critical for FPGA timing closure.

Industrial Battery Charger Management

Networking Equipment Point-of-Load (POL)

Use Scenario: Generating 5 V auxiliary rail from a 7–12 V Li-ion battery pack to power charger controller ICs and status LEDs.

IC Role / Device Role / Timing Role: High-current LDO acting as isolated secondary regulator, decoupling charger logic from battery voltage fluctuations during CC/CV charging phases.

Use Value: Reverse current protection prevents battery discharge through V_OUT→V_IN path when main DC input is removed, preserving state-of-charge during AC dropout.

Use Scenario: Providing 3.3 V to Ethernet PHY and packet buffer memory in a 10/100BASE-T switch with strict EMI limits.

IC Role / Device Role / Timing Role: Low-noise, ceramic-capable POL regulator minimizing conducted emissions while supporting burst-mode traffic loads.

Use Value: PSRR >60 dB at 100 kHz (per datasheet Fig. 16/17) suppresses switching noise from upstream DC/DC converters, ensuring signal integrity on MDI lines.

Equivalent & Alternatives

The following parts are listed as comparable options for similar adjustable LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MIC29152-ADJ	1.5 A, 350 mV dropout at 1.5 A; 1.24–29 V adj range; no AEC-Q100 rating; D2PAK only.	Non-automotive industrial use; lacks reverse current protection and FLG pin; higher min input voltage (2.0 V).	Select when cost-sensitive non-automotive designs require wider V_OUT range and D2PAK thermal margin is acceptable.
TLE42754G	1.5 A, 400 mV dropout; fixed 5 V output; AEC-Q100 Grade 1; integrated watchdog and reset; TO-263-5.	Automotive power management with system supervision; not adjustable; no EN/FLG flexibility.	Select when 5 V fixed output suffices and integrated reset/watchdog functionality replaces external supervisory ICs.

Compared with MIC29152-ADJ and TLE42754G, the NCV57152MNADJTYG uniquely combines automotive qualification, adjustable output, reverse current protection, and dual logic pins in a compact DFN8 package-making it optimal for space-constrained, safety-critical, multi-rail automotive subsystems.

Availability

NCV57152MNADJTYG is available at Aetrix Electronics and suitable for automotive body electronics, FPGA power delivery, industrial battery chargers, and networking point-of-load applications requiring stable component supply, long-term lifecycle support, and AEC-Q100 compliance.

Supply support for NCV57152MNADJTYG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensor, and connectivity solutions for automotive, industrial, cloud, and consumer markets.

The NCV57152MNADJTYG belongs to onsemi's automotive-qualified VLDO regulator family, engineered for high-reliability power delivery in harsh environments-particularly for body electronics, ADAS domain controllers, and electrified vehicle subsystems.

FAQ

What is the minimum input voltage required for NCV57152MNADJTYG to deliver full 1.5 A output current?

The NCV57152MNADJTYG requires a minimum input voltage of 1.8 V to sustain 1.5 A output current across its full operating temperature range. This is enabled by its very low dropout design, where typical dropout is only 330 mV at 1.5 A. Below 1.8 V, output current capability decreases progressively per the dropout characteristics shown in Figures 3 and 5 of the datasheet.

Does NCV57152MNADJTYG support reverse output current protection, and under what conditions?

Yes, the NCV57152MNADJTYG provides reverse output current protection when the EN pin is low (shutdown) or VIN is at ground potential. It withstands up to 6.5 V reverse V_OUT−V_IN differential, making it suitable for backup battery applications where V_OUT may exceed V_IN during power-loss events. This feature is explicitly specified in the Absolute Maximum Ratings table.

How is the output voltage set on NCV57152MNADJTYG, and what is the reference voltage at the ADJ pin?

The NCV57152MNADJTYG uses an external resistor divider between VOUT, ADJ, and GND to set output voltage. The ADJ pin maintains a precise 1.24 V reference (typical 1.221–1.259 V across temperature). Output voltage is calculated as V_OUT = 1.24 V × (1 + R1/R2), where R2 ≤ 15 kΩ minimizes ADJ pin bias current error. This relationship is defined in Equation 1 on page 9 of the datasheet.

What thermal performance can be expected from NCV57152MNADJTYG in a standard PCB layout?

In a standard PCB layout with 500 mm² of 2.0 oz copper heat-spreading area, the NCV57152MNADJTYG achieves a junction-to-ambient thermal resistance (R_JA) of 75 °C/W. With a maximum junction temperature of 125 °C and ambient temperature of 85 °C, this allows approximately 1.8 W of power dissipation - sufficient for 1.5 A output with ≤1.2 V input-to-output differential.

Is NCV57152MNADJTYG pin-compatible with other regulators in the NCP57152/NCV57152 family?

The NCV57152MNADJTYG shares identical pinout and functionality with the NCP57152MNADJTYG (commercial grade) and NCV57152DSADJR4G (D2PAK variant), but differs in packaging: it uses the DFN8-4x4 package, whereas DSADJR4G uses D2PAK-5. Pin assignments match exactly between DFN8 variants; however, D2PAK and DFN8 packages are not mechanically or thermally interchangeable.

NCV57152MNADJTYG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 8-VDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Adjustable

Number of Regulators:: 1

Voltage - Input (Max):: 13.5V

Voltage - Output (Min/Fixed):: 1.24V

Voltage - Output (Max):: 13V

Voltage Dropout (Max):: 0.52V @ 1.5A

Current - Output:: 1.5A

Current - Quiescent (Iq):: -

Current - Supply (Max):: -

PSRR:: -

Control Features:: Enable

Protection Features:: Over Current, Over Temperature, Reverse Polarity

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 8-DFN (4x4)

NCV57152MNADJTYG FAQ

1.How can I place an order for NCV57152MNADJTYG through Aetrix?

Please submit a Request for Quotation (RFQ) for NCV57152MNADJTYG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCV57152MNADJTYG reliable?

The price and inventory of NCV57152MNADJTYG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV57152MNADJTYG is usually 5 days.

3.What payment methods are accepted for NCV57152MNADJTYG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV57152MNADJTYG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCV57152MNADJTYG?

NCV57152MNADJTYG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCV57152MNADJTYG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCV57152MNADJTYG?

For technical support, including NCV57152MNADJTYG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV57152MNADJTYG requirements.

6.How does Aetrix verify that NCV57152MNADJTYG is sourced from the original manufacturer or authorized distributors?

All NCV57152MNADJTYG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV57152MNADJTYG meets industry standards.

7.What is the process for return or replacement of NCV57152MNADJTYG?

All NCV57152MNADJTYG units undergo pre-shipment inspection (PSI). If there is an issue with NCV57152MNADJTYG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCV57152MNADJTYG part is unused and in its original packaging.

Return procedure for NCV57152MNADJTYG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…