My Inquiry
My Account
onsemi NCV59745AMW100TAG
- Part No.:
- NCV59745AMW100TAG
- Manufacturer:
- onsemi
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
NCV59745AMW100TAG.pdf
- Description:
- IC REG LINEAR 1V 3A 20QFNW
- Quantity:
- Payment:
- Shipping:
Inventory:2,952
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV59745AMW100TAG from onsemi is a fixed-output, dual-rail, very low dropout (VLDO) linear voltage regulator delivering up to 3.0 A output current with 105 mV typical dropout at full load, 0.25% typical output accuracy over line and load, and 6 µVRMS output noise (10 Hz–100 kHz). It features programmable soft-start, open-drain Power Good output, and integrated active output discharge - designed for powering noise-sensitive high-speed analog and digital loads in automotive point-of-load applications.
For engineers reviewing the NCV59745AMW100TAG datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.00 V fixed output, QFNW20 4.0 mm × 4.0 mm wettable flank package, bias rail architecture (VIN: 0.8–5.5 V, VBIAS: 2.2–5.5 V), and AEC-Q100 qualification for automotive reliability.
Technical Context
The NCV59745AMW100TAG employs an NMOS pass transistor architecture powered by separate VIN and VBIAS rails, enabling ultra-low dropout operation while decoupling loop stability from output capacitance selection. Its internal controller integrates undervoltage lockout (UVLO), thermal shutdown (+165 °C trip), and enable hysteresis (100 mV) with deglitch filtering.
It delivers regulated 1.00 V output with programmable soft-start via external CSS capacitor (tSS = CSS × 0.13 ms), active discharge (600 Ω pull-down when EN is low), and open-drain PG monitoring with 82–96% VOUT trip hysteresis. PSRR reaches 75 dB at 1 kHz (VIN-to-VOUT and VBIAS-to-VOUT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.00 V - eliminates external feedback network; ensures precise core voltage for 1 V FPGA I/O or SerDes bias rails. |
| Max Output Current | 3.0 A continuous - supports high-current digital loads without external current boosting or parallel regulators. |
| Dropout Voltage | 105 mV typ. at 3 A - enables operation with VIN as low as 1.105 V, critical for battery-adjacent or low-headroom power domains. |
| Output Noise | 6 µVRMS (10 Hz–100 kHz) - meets stringent noise requirements for high-resolution ADCs, VCOs, and imaging sensor analog supplies. |
| PSRR | 75 dB @ 1 kHz - suppresses switching noise from upstream DC/DC converters, preserving signal integrity in mixed-signal systems. |
| Soft-Start | Programmable via CSS capacitor (0.35–13 ms range) - prevents inrush current into large output capacitors during power-up sequencing. |
| Power Good | Open-drain, active-high PG with 82–96% VOUT threshold - enables reliable system-level power sequencing and fault detection. |
| AEC-Q100 Grade | Qualified to Grade 1 (−40 °C to +125 °C junction) - validated for under-hood automotive ECUs and ADAS domain controllers. |
Pinout & Package
NCV59745AMW100TAG is housed in a thermally enhanced QFNW20 4.0 mm × 4.0 mm package (Case 484AP) with wettable flanks for automated optical inspection. The exposed thermal pad must be soldered to PCB ground plane to achieve RθJA = 40 °C/W and RθJB = 3.6 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pins 15–17) | Main input supply rail | Accepts 0.8–5.5 V unregulated input; powers NMOS pass element; dropout defined relative to VOUT. |
| BIAS (Pin 12) | Bias supply for control circuitry | Supplies error amplifier, reference, and internal logic (2.2–5.5 V); enables independent optimization of control vs. power path. |
| OUT (Pins 1, 19, 20) | Regulated output | Delivers 1.00 V / 3 A; multiple pins reduce IR drop and improve thermal spreading; requires ≥10 µF effective ceramic output capacitance. |
| SNS (Pin 2) | Remote output voltage sense | Enables Kelvin sensing for improved load regulation; must not float; connects directly to load-side VOUT trace. |
| PG (Pin 4) | Power Good status indicator | Open-drain output; pulled low when VOUT < 82–93% of nominal; requires external 10–100 kΩ pull-up to ≤5.5 V supply. |
| EN (Pin 14) | Enable control input | Active-high logic; 1.1 V threshold with 100 mV hysteresis; internal deglitch (20 µs); must not float - tie to VIN or VBIAS if unused. |
| SS (Pin 13) | Soft-start timing node | Connects to external CSS capacitor; ISS = 6.2 µA charges CSS to set monotonic ramp time; voltage ramps to VBIAS post-startup. |
| GND (Pins 8, 18) | Signal and power ground | Dual GND pins minimize ground bounce; both must connect to low-impedance PCB ground plane. |
| NC (Pins 3, 5–7, 9–11) | No connection | True NC pins - may be left floating or tied to GND for thermal enhancement; no electrical function. |
| Thermal Pad | Junction-to-board thermal path | Must be soldered to inner-layer ground plane via 3×3 array of 0.3 mm vias; primary path for heat dissipation (RθJB = 3.6 °C/W). |
Key Features
| Feature | Design Value |
|---|---|
| Output Active Discharge | Integrated 600 Ω pull-down transistor activates when EN = low or thermal shutdown occurs - discharges COUT to 0 V for safe restart in sequenced systems. |
| Dual-Rail Architecture | Independent VIN and VBIAS inputs allow optimal selection of each rail: VIN for efficiency, VBIAS for stability - improves PSRR and transient response. |
| Low-Noise Regulation | 6 µVRMS noise with internal noise reduction filter - insensitive to capacitor ESR/quality, eliminating need for external NR capacitor. |
| High-Accuracy Output | ±0.3% typical accuracy over line, load, and temperature - reduces margining requirements in precision analog and high-speed digital power domains. |
| Automotive Qualification | AEC-Q100 Grade 1 qualified with PPAP capability and Pb-free wettable flank packaging - supports production release in safety-critical automotive modules. |
| Robust Protection Suite | Includes current limiting (3.5–7 A), thermal shutdown (+165 °C), UVLO, and EN deglitch - enables reliable operation in harsh automotive environments. |
Applications
| Automotive ADAS Camera Module | FPGA Core Voltage Supply |
|---|---|
|
Use Scenario: Powers image signal processor (ISP) and high-speed MIPI CSI-2 serializer in front-facing camera ECU. IC Role / Device Role / Timing Role: Provides ultra-low-noise 1.00 V bias for analog front-end and serializer PLL, synchronized via PG to SoC power sequencing. Use Value: 6 µVRMS noise prevents spurious patterns in raw image data; active discharge ensures clean reset between frame bursts. |
Use Scenario: Supplies 1.00 V core voltage to Xilinx Artix-7 FPGA bank requiring tight regulation and fast transient response. IC Role / Device Role / Timing Role: Acts as point-of-load regulator with programmable soft-start to prevent inrush into 1000+ µF bulk capacitance on FPGA board. Use Value: 3.0 A current capability and 105 mV dropout enable direct battery or intermediate rail connection; PG confirms stable VCCINT before configuration. |
| Automotive Infotainment DSP | High-Speed SerDes Bias Rail |
|
Use Scenario: Delivers clean 1.00 V supply to TI TDA3x DSP core in head-unit application with wide ambient temperature swing. IC Role / Device Role / Timing Role: Regulates from 3.3 V intermediate rail using VBIAS; PG output triggers DSP boot sequence after voltage stabilization. Use Value: ±0.3% accuracy maintains DSP timing margins across −40 °C to +125 °C; AEC-Q100 qualification ensures long-term reliability. |
Use Scenario: Powers 1.00 V analog bias for 10+ Gbps SerDes transceivers in automotive Ethernet switch IC. IC Role / Device Role / Timing Role: Low-noise LDO placed adjacent to SerDes die; dual-rail architecture isolates sensitive analog bias from noisy digital supply. Use Value: 75 dB PSRR at 1 kHz rejects switching noise from nearby DC/DC; NMOS topology ensures stability with small ceramic caps near die. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, high-current LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A8300ARGRT | 3 A, 1.0 V fixed, 6 µVRMS noise, but single-rail (VIN only), no active discharge, non-automotive grade. | Lacks AEC-Q100 qualification and bias rail flexibility; suitable for industrial/commercial FPGA cores where automotive compliance is not required. | Select when cost sensitivity outweighs automotive qualification needs and bias rail separation is unnecessary. |
| NCP1117ST10T3G | 1 A max, 1.0 V fixed, 42 µVRMS noise, TO-220/SOT-223 package, no PG or soft-start. | Lower current, higher noise, no sequencing features; intended for legacy low-cost analog rails, not high-speed digital loads. | Choose only for non-critical, low-current analog subsystems where size, noise, and sequencing are not design constraints. |
Compared with TPS7A8300ARGRT and NCP1117ST10T3G, the NCV59745AMW100TAG uniquely combines automotive qualification, dual-rail architecture, active discharge, and sub-10 mV dropout at 3 A - making it the only option for AEC-Q100-compliant, high-performance point-of-load regulation in modern ADAS and infotainment systems.
Availability
NCV59745AMW100TAG is available at Aetrix Electronics and suitable for automotive ADAS camera modules, FPGA core supplies, and high-speed SerDes bias rails requiring stable component supply, AEC-Q100 compliance, and long-term production continuity.
Supply support for NCV59745AMW100TAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in automotive, industrial, cloud, and IoT power management solutions.
The NCV59745AMW100TAG belongs to onsemi's NCV automotive-grade LDO family, engineered specifically for noise-sensitive, high-current point-of-load regulation in safety-critical vehicle systems including ADAS, body control, and infotainment.
FAQ
What is the output voltage tolerance of the NCV59745AMW100TAG over temperature and load?
The NCV59745AMW100TAG delivers ±0.3% typical output voltage accuracy across −40 °C to +125 °C junction temperature and 50 mA to 3.0 A load current, with guaranteed ±1.0% min/max limits per datasheet Table 5. This tight tolerance eliminates need for post-regulation trimming in precision FPGA and ADC applications.
Does the NCV59745AMW100TAG require an external soft-start capacitor?
The NCV59745AMW100TAG supports optional external CSS capacitor for programmable soft-start (0.35–13 ms), but operates with minimum 0.35 ms startup time when CSS is left open. The device uses internal 6.2 µA charging current - no external resistor needed - and CSS voltage ramps to VBIAS level post-startup.
How does the dual-rail architecture (VIN and VBIAS) benefit system design?
The NCV59745AMW100TAG's separate VIN and VBIAS inputs allow independent optimization: VIN can be derived from a noisy intermediate rail (e.g., 3.3 V DC/DC), while VBIAS is sourced from a cleaner, lower-impedance supply (e.g., 5 V LDO), improving PSRR by up to 20 dB and enhancing transient immunity without increasing solution size.
Is the NCV59745AMW100TAG compatible with ceramic output capacitors?
Yes - the NCV59745AMW100TAG is stable with ceramic output capacitors ranging from 10 µF to 1000 µF effective capacitance, including multilayer types. Unlike many LDOs, it does not require ESR-based compensation, simplifying layout and reducing bill-of-materials cost.
What protection features are integrated into the NCV59745AMW100TAG?
The NCV59745AMW100TAG integrates current limiting (3.5–7 A), thermal shutdown (+165 °C trip with +140 °C reset hysteresis), undervoltage lockout (1.2–2.0 V on VBIAS), EN input deglitch (20 µs), and open-drain Power Good monitoring - providing comprehensive fault coverage for automotive and industrial deployments.
NCV59745AMW100TAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.4V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 2 mA
- Current - Supply (Max):
- -
- PSRR:
- 75dB ~ 18dB (1kHz ~ 3MHz)
- Control Features:
- Enable, Power Good, Soft Start
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 20-QFNW (4x4)
NCV59745AMW100TAG FAQ
1.How can I place an order for NCV59745AMW100TAG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV59745AMW100TAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV59745AMW100TAG reliable?
The price and inventory of NCV59745AMW100TAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV59745AMW100TAG is usually 5 days.
3.What payment methods are accepted for NCV59745AMW100TAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV59745AMW100TAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV59745AMW100TAG?
NCV59745AMW100TAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV59745AMW100TAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV59745AMW100TAG?
For technical support, including NCV59745AMW100TAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV59745AMW100TAG requirements.
6.How does Aetrix verify that NCV59745AMW100TAG is sourced from the original manufacturer or authorized distributors?
All NCV59745AMW100TAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV59745AMW100TAG meets industry standards.
7.What is the process for return or replacement of NCV59745AMW100TAG?
All NCV59745AMW100TAG units undergo pre-shipment inspection (PSI). If there is an issue with NCV59745AMW100TAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV59745AMW100TAG part is unused and in its original packaging.
Return procedure for NCV59745AMW100TAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV59745AMW100TAG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
