onsemi NCV59745AMW1015TAG
- Part No.:
- NCV59745AMW1015TAG
- Manufacturer:
- onsemi
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
NCV59745AMW1015TAG.pdf
- Description:
- IC REG LINEAR 1.015V 3A 20QFNW
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV59745AMW1015TAG from onsemi is a fixed-output, dual-rail linear voltage regulator delivering up to 3.0 A output current with 105 mV typical dropout at full load, 0.25% typical accuracy over line and load, 6 µVRMS output noise (10 Hz–100 kHz), and programmable soft-start via external capacitor. It powers noise-sensitive high-speed digital loads including automotive FPGAs and imaging ASICs.
For engineers reviewing the NCV59745AMW1015TAG datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.015 V fixed output, QFNW20 wettable flank package, active discharge capability (NCV59745A variant), ±0.3% output accuracy, and 75 dB PSRR at 1 kHz - all critical for automotive point-of-load regulation.
Technical Context
The NCV59745AMW1015TAG uses an NMOS pass transistor architecture, enabling ultra-low dropout and reduced sensitivity to output capacitor ESR compared to PMOS LDOs. Its dual-rail design separates VIN (0.8–5.5 V) and VBIAS (2.2–5.5 V) supplies, decoupling power delivery from control circuitry.
It integrates undervoltage lockout (1.2–2.0 V hysteresis), thermal shutdown (+165°C trip), open-drain Power Good with 82–96% VOUT trip threshold, and internal current limiting (3.5–7 A). The NCV59745A variant includes active output discharge via a 600 Ω internal pull-down when EN is low or thermal shutdown activates.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.015 V - precisely targets core voltage requirements of modern automotive FPGAs and DSPs. |
| Max Output Current | 3.0 A continuous - supports high-current digital loads without external current sharing. |
| Dropout Voltage | 105 mV typ. at 3 A - enables operation with minimal headroom, e.g., 1.12 V input for 1.015 V output. |
| Output Noise | 6 µVRMS (10 Hz–100 kHz) - meets stringent noise budgets for ADC/DAC bias rails and VCO supply. |
| PSRR | 75 dB at 1 kHz - suppresses switching noise from upstream DC-DC converters feeding VIN or VBIAS. |
| Accuracy | ±0.3% typ. over line/load/temperature - ensures stable core voltage under dynamic load transients in automotive ECUs. |
| Soft-Start | Programmable via CSS capacitor (0.35 ms to 13 ms) - prevents inrush current into large FPGA bulk capacitance. |
Pinout & Package
NCV59745AMW1015TAG is housed in a thermally enhanced QFNW20 (4.0 mm × 4.0 mm, 0.5 mm pitch) package with wettable flanks for automated optical inspection. The exposed thermal pad must be soldered to PCB ground for optimal thermal performance (RJB = 3.6 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (15–17) | Main power input | Supplies NMOS pass transistor; requires ≥4.7 µF ceramic input capacitance for stability. |
| EN (14) | Enable control | Active-high logic input with 100 mV hysteresis and 20 µs deglitch; must not float. |
| SS (13) | Soft-start timing | Connects to external capacitor (CSS) to set monotonic output ramp time; no noise filtering function. |
| BIAS (12) | Bias rail supply | Powers internal reference, error amplifier, and control circuits; must exceed VOUT by ≥1.4 V. |
| PG (4) | Power-good status | Open-drain output indicating VOUT ≥82–96% of nominal; requires external 10–100 kΩ pull-up. |
| SNS (2) | Output voltage sense | High-impedance feedback node; connects directly to load for remote sensing; must not float. |
| OUT (1, 19, 20) | Regulated output | Three parallel pins reduce IR drop and improve current handling; requires ≥10 µF effective ceramic output capacitance. |
| GND (8, 18) | Ground return | Dual ground pins minimize ground loop impedance; both must connect to PCB ground plane. |
| NC (3, 5–7, 9–11) | No connection | True no-connect pins; may be left floating or tied to GND for improved thermal conduction. |
| Thermal Pad | Thermal interface | Exposed copper pad beneath die; must be soldered to inner-layer ground plane using 3×3 thermal via array. |
Key Features
| Feature | Design Value |
|---|---|
| Output Active Discharge | 600 Ω internal pull-down discharges COUT when EN is low - enables clean restart from 0 V in safety-critical automotive sequencing. |
| Low-Noise Regulation | 6 µVRMS noise with integrated filter - eliminates need for external RC noise-reduction networks in RF and precision analog subsystems. |
| High PSRR at Low Frequencies | 75 dB rejection at 1 kHz - maintains signal integrity when powered from noisy buck converter outputs. |
| Automotive-Qualified Bias Rail | AEC-Q100 Grade 1 qualified (−40°C to +125°C TJ), NCV prefix - certified for engine control, ADAS, and infotainment point-of-load use. |
| Stable with Ceramic Capacitors | Guaranteed stability with 10–1000 µF ceramic output caps - simplifies layout and reduces BOM cost vs. tantalum/polymer alternatives. |
Applications
| Automotive ADAS Imaging Power | FPGA Core Voltage Regulation |
|---|---|
Use Scenario: Powers high-resolution CMOS image sensors and ISP ASICs in forward-facing camera modules where EMI and thermal constraints limit DC-DC usage. IC Role / Device Role / Timing Role: Low-noise, fixed 1.015 V bias rail supplying sensor analog front-end and digital core logic. Use Value: 6 µVRMS noise prevents pixel-level artifacts; 3 A capacity supports multi-sensor fusion processors without derating. | Use Scenario: Delivers core voltage to Xilinx Zynq UltraScale+ MPSoC in autonomous driving ECUs requiring precise, glitch-free startup. IC Role / Device Role / Timing Role: Primary LDO for FPGA VCCINT rail with programmable soft-start and Power-Good sequencing control. Use Value: 0.35–13 ms soft-start prevents inrush into 1000+ µF bulk capacitance; PG output coordinates SoC reset assertion. |
| Automotive Infotainment DSP Supply | Industrial High-Speed SerDes Bias |
Use Scenario: Supplies TDA4VM DSP cores in digital cockpit systems operating across extended temperature and vibration environments. IC Role / Device Role / Timing Role: AEC-Q100-compliant 1.015 V regulator with thermal shutdown and UVLO for functional safety compliance. Use Value: ±0.3% accuracy maintains DSP timing margins; +165°C thermal shutdown prevents latch-up during prolonged CPU load. | Use Scenario: Provides ultra-low-noise 1.015 V bias to 28 Gbps SerDes PHYs in 5G baseband equipment where jitter sensitivity demands sub-10 µV noise. IC Role / Device Role / Timing Role: Secondary LDO stage following primary DC-DC, rejecting switching ripple before high-frequency data paths. Use Value: 75 dB PSRR at 1 kHz attenuates 1–10 MHz converter noise; NMOS topology minimizes output impedance variation with load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise, high-current LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV59745AMW100TAG | Fixed 1.000 V output; identical pinout, package, and features except output voltage. | Used where exact 1.00 V core voltage is required (e.g., legacy FPGA families); no active discharge timing difference. | Select when system tolerance allows 15 mV lower output; verify load transient response matches 1.015 V target. |
| TLV75710PDRVR | 1.0 V fixed output, 3 A max, but only 170 mV dropout at 3 A and no VBIAS rail or active discharge. | Lacks dual-rail architecture and automotive qualification; suitable for non-automotive industrial or consumer applications. | Choose for cost-sensitive non-automotive designs where 1.015 V precision and AEC-Q100 are not required. |
Compared with NCV59745AMW1015TAG, the NCV59745AMW100TAG offers identical performance except for 15 mV lower output voltage, while TLV75710PDRVR trades automotive qualification, dual-rail flexibility, and active discharge for lower cost and simpler biasing - making it viable only in non-safety-critical, non-automotive contexts.
Availability
NCV59745AMW1015TAG is available at Aetrix Electronics and suitable for automotive ADAS imaging systems, FPGA-based autonomous driving ECUs, and industrial high-speed SerDes applications requiring stable component supply across extended temperature and long product lifecycles.
Supply support for NCV59745AMW1015TAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.
The NCV59745AMW1015TAG belongs to onsemi's automotive-grade linear regulator product line, engineered specifically for low-noise, high-current point-of-load regulation in safety-critical vehicle subsystems.
FAQ
What is the output voltage tolerance of the NCV59745AMW1015TAG over temperature and load?
The NCV59745AMW1015TAG delivers ±0.3% typical output voltage accuracy across −40°C to +125°C junction temperature, 50 mA to 3.0 A load current, and VBIAS ≥ VOUT + 1.4 V. This tight tolerance ensures reliable operation of automotive FPGAs and DSPs without external trimming or feedback adjustment. The NCV59745AMW1015TAG achieves this via laser-trimmed internal reference and high-PSRR error amplifier design.
Does the NCV59745AMW1015TAG require an external capacitor on the SS pin for basic operation?
No, the NCV59745AMW1015TAG operates with minimum 0.35 ms startup time when the SS pin is left open. An external capacitor (CSS) is optional and used only to extend soft-start duration - e.g., 10 nF yields ~1.3 ms ramp time. Unlike noise-reduction capacitors in other LDOs, the CSS capacitor on the NCV59745AMW1015TAG has no effect on output noise performance.
How does the active discharge feature work in the NCV59745AMW1015TAG?
The NCV59745AMW1015TAG includes integrated active discharge: when EN is driven low or thermal shutdown triggers, an internal 600 Ω transistor pulls VOUT to GND, rapidly discharging the output capacitor. This ensures safe, repeatable restarts from 0 V - essential for automotive power sequencing where residual voltage could cause undefined SoC states. The feature is exclusive to NCV59745A variants like the NCV59745AMW1015TAG.
Can the NCV59745AMW1015TAG be used with only the VIN supply, without connecting VBIAS?
No. The NCV59745AMW1015TAG requires both VIN and VBIAS supplies: VIN feeds the NMOS pass element, while VBIAS (2.2–5.5 V, ≥VOUT + 1.4 V) powers the internal reference, error amplifier, and control circuitry. Omitting VBIAS will prevent regulation. In systems with single supply, VBIAS may be derived from VIN via a local LDO or resistor-divider + LDO, but direct connection to VIN is not recommended due to noise coupling.
What is the maximum allowable output capacitance for stable operation of the NCV59745AMW1015TAG?
The NCV59745AMW1015TAG is stable with output capacitance ranging from 10 µF to 1000 µF effective value, including ceramic, polymer tantalum, or parallel combinations. Stability is maintained regardless of ESR, unlike many PMOS LDOs. For best transient response in FPGA applications, use ≥47 µF MLCC plus 330 µF polymer tantalum - as validated in Figures 9–11 of the datasheet. Exceeding 1000 µF is not prohibited but offers diminishing returns in droop suppression.
NCV59745AMW1015TAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.015V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.4V @ 3A
- Current - Output:
- 3A
- Current - Quiescent (Iq):
- 2 mA
- Current - Supply (Max):
- -
- PSRR:
- 75dB ~ 18dB (1kHz ~ 3MHz)
- Control Features:
- Enable, Power Good, Soft Start
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 20-QFNW (4x4)
NCV59745AMW1015TAG FAQ
1.How can I place an order for NCV59745AMW1015TAG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV59745AMW1015TAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV59745AMW1015TAG reliable?
The price and inventory of NCV59745AMW1015TAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV59745AMW1015TAG is usually 5 days.
3.What payment methods are accepted for NCV59745AMW1015TAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV59745AMW1015TAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV59745AMW1015TAG?
NCV59745AMW1015TAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV59745AMW1015TAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV59745AMW1015TAG?
For technical support, including NCV59745AMW1015TAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV59745AMW1015TAG requirements.
6.How does Aetrix verify that NCV59745AMW1015TAG is sourced from the original manufacturer or authorized distributors?
All NCV59745AMW1015TAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV59745AMW1015TAG meets industry standards.
7.What is the process for return or replacement of NCV59745AMW1015TAG?
All NCV59745AMW1015TAG units undergo pre-shipment inspection (PSI). If there is an issue with NCV59745AMW1015TAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV59745AMW1015TAG part is unused and in its original packaging.
Return procedure for NCV59745AMW1015TAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV59745AMW1015TAG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

