onsemi NCV59748ML075TBG
- Part No.:
- NCV59748ML075TBG
- Manufacturer:
- onsemi
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
NCV59748ML075TBG.pdf
- Description:
- IC REG LINEAR 0.75V 1.5A 10DFNW
- Quantity:
- Payment:

- Shipping:

Inventory:4,258
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV59748ML075TBG from onsemi is a fixed-output 0.75 V, 1.5 A dual-rail very low dropout linear voltage regulator with bias rail, programmable soft-start, and open-drain Power-Good output. It uses an NMOS pass transistor for ultra-low dropout (60 mV typ. at 1.5 A), operates from 0.8 V to 5.5 V input, and supports automotive point-of-load regulation in FPGA and DSP power supplies.
For engineers reviewing the NCV59748ML075TBG datasheet, pinout, applications, or equivalent options, key selection criteria include its 0.75 V fixed output, 60 mV dropout at full load, wettable-flank DFNW10 package for optical inspection, bias rail operation (2.7–5.5 V), and AEC-Q100 qualification for automotive systems.
Technical Context
The NCV59748ML075TBG implements a dual-input architecture: VIN supplies the NMOS pass element while VBIAS powers internal control circuitry (error amplifier, reference, soft-start). This separation enables stable regulation even when VIN is as low as 0.8 V - below the VBIAS minimum of 2.7 V.
Its programmable soft-start uses an external capacitor (CSS) charged by a 0.44 µA current to generate monotonic startup; for the 0.75 V fixed version, tSS = CSS × 1.7 ms/nF. The open-drain PG pin asserts high-impedance when VOUT exceeds 90% of nominal, with 3% hysteresis and ≤0.3 V low-level sink voltage at 1 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.75 V - eliminates external feedback resistors and simplifies layout for low-voltage digital core rails. |
| Max Output Current | 1.5 A - sufficient for powering FPGA I/O banks or DSP cores without external current boosting. |
| Dropout Voltage | 60 mV typ. at 1.5 A - enables regulation from VIN as low as 0.825 V, critical for battery-backed or post-regulation applications. |
| VIN Range | 0.8 V to 5.5 V - supports direct connection to Li-ion single-cell or multi-cell battery stacks and intermediate bus voltages. |
| VBIAS Range | 2.7 V to 5.5 V - allows use of separate stable bias supply (e.g., 3.3 V or 5 V rail) to ensure robust internal circuit operation independent of VIN. |
| Soft-Start Control | Programmable via CSS capacitor - prevents inrush current into large output capacitance (≥2.2 µF), protecting upstream sources and downstream loads. |
| Power-Good Output | Open-drain, active-high PG - provides system-level power sequencing and fault monitoring with external pull-up to up to 5.5 V. |
Pinout & Package
NCV59748ML075TBG is housed in a 3×3 mm, 0.5 mm pitch DFNW10 package (Case 507AE) with wettable flanks for automated optical inspection. The exposed thermal pad must be soldered to PCB ground for thermal performance (RJC = 6.6 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pins 1,2) | Main input supply for NMOS pass transistor | Accepts unregulated input down to 0.8 V; dropout defined relative to this rail. |
| BIAS (Pin 4) | Bias supply for internal circuits | Powers error amplifier, reference, and soft-start logic; must be ≥2.7 V and stable. |
| EN (Pin 5) | Enable control input | Active-high logic; 1.1 V threshold with 50 mV hysteresis and 20 µs deglitch filter. |
| SS (Pin 7) | Soft-start timing node | Connect external capacitor to GND; 0.44 µA charging current sets ramp time (tSS = CSS × 1.7 ms/nF). |
| SNS (Pin 8) | Output voltage sense input | Direct connection to regulated output node; required for feedback in fixed-voltage configuration. |
| PG (Pin 3) | Power-Good status indicator | Open-drain output; high-impedance when VOUT ≥90% of 0.75 V, low when below trip threshold. |
| OUT (Pins 9,10) | Regulated output terminal | Delivers 0.75 V at up to 1.5 A; requires ≥2.2 µF ceramic output capacitor for stability. |
| GND (Pin 6) | Ground reference | Common return for all internal circuits; connects to thermal pad for heat dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail architecture | VIN powers pass device; VBIAS powers control logic - decouples low-VIN operation from bias stability requirements. |
| Ultra-low dropout | 60 mV at 1.5 A - enables efficient regulation from marginal input sources like partially discharged batteries. |
| Stability with any capacitor | Guaranteed stable with ≥2.2 µF ceramic or mixed-type output capacitors - eliminates ESR dependency and simplifies BOM. |
| AEC-Q100 qualified | Qualified for automotive applications (Grade 1: −40°C to +125°C junction) with PPAP capability - meets functional safety readiness for ADAS and body electronics. |
| Wettable flank package | DFNW10 with solderable side walls - enables automated AOI for solder joint integrity verification in high-reliability manufacturing. |
Applications
| Automotive ADAS Camera Module Power | FPGA Core Voltage Regulation |
|---|---|
Use Scenario: Powers image sensor and ISP core in 77 GHz radar or surround-view camera modules where input voltage varies between 2.8 V (cold crank) and 5.5 V. IC Role / Device Role / Timing Role: Primary 0.75 V low-noise LDO delivering clean power to digital logic blocks with fast transient response to handle burst-mode processing. Use Value: 60 mV dropout ensures regulation remains active during low-battery cranking; PG signal sequences sensor initialization after power stabilization. | Use Scenario: Supplies configurable logic fabric in Xilinx Artix-7 or Intel Cyclone V FPGAs requiring precise 0.75 V ±0.5% under dynamic load steps. IC Role / Device Role / Timing Role: Fixed-output LDO with programmable soft-start controlling power-up slew rate to limit inrush into large on-die capacitance. Use Value: Eliminates external feedback network; 2.2 µF minimum output cap reduces board area vs. traditional LDOs needing higher ESR. |
| Industrial PLC I/O Module | Automotive Infotainment SoC Core Rail |
Use Scenario: Provides isolated 0.75 V supply to microcontroller peripherals in DIN-rail mounted programmable logic controllers operating across −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Point-of-load regulator with thermal shutdown and current limiting protecting against field wiring faults and overtemperature events. Use Value: AEC-Q100 qualification ensures long-term reliability in harsh industrial environments; wettable flank package supports IPC-A-610 Class 3 assembly. | Use Scenario: Delivers core voltage to ARM Cortex-A53 clusters in automotive infotainment head units powered from a 3.3 V bias rail and variable 1.2 V switching converter output. IC Role / Device Role / Timing Role: Bias-rail LDO using 3.3 V VBIAS to regulate 0.75 V from noisy 1.2 V intermediate bus, rejecting ripple via 75 dB PSRR at 1 kHz. Use Value: Dual-rail design isolates noise-sensitive analog/RF sections from digital switching noise; PG output confirms stable core voltage before boot sequence. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A8300RGRT | 0.8 V fixed output, 3 A rating, 40 mV dropout at 3 A, 5-pin WSON package | Higher current capacity but no bias rail; requires ≥1.2 V input; not AEC-Q100 qualified | Select when >1.5 A load current or lower dropout is required, and automotive qualification is not mandatory. |
| NCP1117ST50T3G | 5.0 V fixed output, 1 A rating, 1.2 V dropout at 1 A, SOT-223 package | Single-rail only; no soft-start, no PG, no bias input; lacks wettable flank and automotive qualification | Select for cost-sensitive non-automotive 5 V point-of-load applications where simplicity outweighs advanced features. |
Compared with TPS7A8300RGRT and NCP1117ST50T3G, the NCV59748ML075TBG uniquely combines 0.75 V fixed output, dual-rail operation, AEC-Q100 qualification, and wettable flank packaging - making it the only option for automotive 0.75 V core rails requiring bias isolation and optical inspection compliance.
Availability
NCV59748ML075TBG is available at Aetrix Electronics and suitable for automotive ADAS systems, FPGA power management, and industrial PLC designs requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for NCV59748ML075TBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCV59748ML075TBG belongs to onsemi's automotive-grade linear regulator product line, engineered specifically for low-voltage, high-current point-of-load regulation in safety-critical vehicle subsystems requiring AEC-Q100 compliance and robust thermal performance.
FAQ
What is the minimum input voltage required for NCV59748ML075TBG to maintain regulation?
The NCV59748ML075TBG requires VIN ≥ VOUT + VDO, where VDO is 60 mV typical at 1.5 A. For its fixed 0.75 V output, the minimum functional VIN is therefore 0.81 V. Absolute minimum VIN rating is −0.3 V, but regulation is only guaranteed above the dropout threshold. Operation below 0.8 V will cause output collapse.
Does NCV59748ML075TBG require an external feedback resistor network?
No. The NCV59748ML075TBG is the fixed 0.75 V version and uses internal feedback; Pin 8 is labeled SNS (Sense), not FB. It must be connected directly to the regulated output node. External resistors are only required for the adjustable versions (e.g., NCV59748MLADJTBG).
How is the soft-start time calculated for NCV59748ML075TBG?
For the fixed 0.75 V version, soft-start time tSS = CSS × 1.7 ms/nF, where CSS is the capacitor value in nanofarads connected between SS (Pin 7) and GND. For example, a 1 nF capacitor yields ~1.7 ms ramp time. Maximum recommended CSS is 15 nF to ensure full discharge before subsequent startup cycles.
What is the purpose of the BIAS pin on NCV59748ML075TBG?
The BIAS pin supplies power to the internal error amplifier, reference, and control circuitry independently of VIN. It must be held between 2.7 V and 5.5 V. This dual-rail architecture allows stable regulation even when VIN drops below 2.7 V - such as during cold-crank conditions - as long as VBIAS remains valid.
Is NCV59748ML075TBG compatible with standard reflow profiles for lead-free soldering?
Yes. The NCV59748ML075TBG is Pb-free and qualified for standard JEDEC J-STD-020D reflow profiles. Its DFNW10 package with wettable flanks supports both visual and automated optical inspection of solder fillets. Thermal pad soldering to the PCB ground plane is mandatory for thermal performance and reliability.
NCV59748ML075TBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.75V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 1.6V @ 1.5A
- Current - Output:
- 1.5A
- Current - Quiescent (Iq):
- 2 mA
- Current - Supply (Max):
- -
- PSRR:
- 75dB ~ 30dB (1kHz ~ 300kHz)
- Control Features:
- Enable, Soft Start
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFNW (3x3)
NCV59748ML075TBG FAQ
1.How can I place an order for NCV59748ML075TBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV59748ML075TBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV59748ML075TBG reliable?
The price and inventory of NCV59748ML075TBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV59748ML075TBG is usually 5 days.
3.What payment methods are accepted for NCV59748ML075TBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV59748ML075TBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV59748ML075TBG?
NCV59748ML075TBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV59748ML075TBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV59748ML075TBG?
For technical support, including NCV59748ML075TBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV59748ML075TBG requirements.
6.How does Aetrix verify that NCV59748ML075TBG is sourced from the original manufacturer or authorized distributors?
All NCV59748ML075TBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV59748ML075TBG meets industry standards.
7.What is the process for return or replacement of NCV59748ML075TBG?
All NCV59748ML075TBG units undergo pre-shipment inspection (PSI). If there is an issue with NCV59748ML075TBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV59748ML075TBG part is unused and in its original packaging.
Return procedure for NCV59748ML075TBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV59748ML075TBG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

