My Inquiry
My Account
onsemi NCV59801CML180TCG
- Part No.:
- NCV59801CML180TCG
- Manufacturer:
- onsemi
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
NCV59801CML180TCG.pdf
- Description:
- LDO, 1A, AUTOMOTIVE, LOW NOISE,
- Quantity:
- Payment:
- Shipping:
Inventory:2,870
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV59801CML180TCG from onsemi is an automotive-grade 1 A adjustable-output LDO regulator with ±0.7% initial accuracy at 25°C, 85 dB PSRR at 1 kHz, and 120 mV typical dropout at 1 A for 3.3 V output. It features Power Good open-collector output, active output discharge, and controlled 5 mV/s output voltage slew rate - designed for RF power amplifiers and infotainment domain controllers requiring ultra-low noise (10 µVRMS) and high PSRR.
For engineers reviewing the NCV59801CML180TCG datasheet, pinout, applications, or equivalent options, this page delivers verified package mapping (DFNW8 3 mm × 3 mm), validated thermal performance (RJA = 44.4 °C/W), confirmed functional behavior under AEC-Q100 stress conditions, and real-world design implications of its 0.6 V reference voltage and 1.6–5.5 V input range.
Technical Context
The NCV59801CML180TCG implements a PMOS pass transistor architecture enabling low dropout and high PSRR across 1 kHz–1 MHz. Its internal feedback loop uses a precision 0.6 V reference with <200 nA FB pin current, supporting stable regulation down to 0.6 V via external resistor divider while maintaining ±1% accuracy over load and temperature (−40°C to +125°C).
Power Good logic incorporates 9 µs blanking on falling edge and 18 µs on rising edge to reject transients; the open-drain PG output sinks up to 10 mA and requires external pull-up. Active output discharge engages only when EN < 0.4 V and provides 250 Ω typical discharge path to GND.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1 A continuous - supports high-current analog rails in telematics ECUs without derating at 85°C ambient. |
| Input Voltage Range | 1.6 V to 5.5 V - enables direct connection to 3.3 V or 5 V system rails and compatibility with post-ignition battery dips. |
| Output Accuracy | ±0.7% at 25°C, ±1% over −40°C to +125°C - ensures ADC reference stability and sensor signal integrity in automotive cabins. |
| PSRR | 85 dB at 1 kHz - suppresses switching noise from adjacent DC-DC converters feeding RF front-ends. |
| Dropout Voltage | 120 mV typ. at 1 A for 3.3 V output - maintains regulation during cold-crank events where input may sag to 3.4 V. |
| Noise | 10 µVRMS (10 Hz–100 kHz) - meets stringent spectral purity requirements for GPS LNA biasing and audio DAC supplies. |
| Slew Rate | 5 mV/s - prevents inrush-induced voltage overshoot during MCU-controlled power sequencing in domain controllers. |
| Thermal Resistance | RJA = 44.4 °C/W (DFNW8) - allows 1.2 W dissipation at 85°C ambient before reaching 150°C junction limit. |
Pinout & Package
NCV59801CML180TCG is housed in a thermally enhanced DFNW8 3 mm × 3 mm × 0.9 mm package (Case 507AD) with wettable flanks and exposed thermal pad. The 8-pin layout supports high-current routing and PCB-level thermal management via bottom-side copper pour.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT (Pins 1,2) | Regulated output node | Dual-source pins reduce IR drop and inductance - critical for 1 A loads with fast transient response. |
| IN (Pins 7,8) | Input supply connection | Dual-input pins minimize trace impedance; requires ≥4.7 µF X5R/X7R ceramic capacitor placed within 2 mm. |
| GND (Pin 4) | Common ground reference | Single GND pin shared with thermal pad - must be connected to solid internal ground plane for RJC(bot) = 6.9 °C/W. |
| EN (Pin 5) | Enable control input | Logic-compatible threshold (VENH ≥ 1 V, VENL ≤ 0.4 V); pulls down 0.2 µA - compatible with 1.8 V/3.3 V GPIOs. |
| PG (Pin 6) | Open-drain Power Good flag | Sinks up to 10 mA; asserts low when VOUT reaches 95% of nominal - used for MCU reset coordination. |
| FB (Pin 3) | Feedback reference input | Connects to resistor divider for adjustable output; input bias <200 nA - avoids accuracy degradation with 10–100 kΩ dividers. |
| Exposed Pad | Thermal and electrical ground | Mandatory solder connection to PCB ground plane - accounts for >90% of heat transfer in DFNW8 package. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 qualified | Grade 1 (−40°C to +125°C) qualification with PPAP capability - enables use in safety-critical ADAS and body control modules. |
| Active output discharge | 250 Ω typical discharge path engages automatically on disable - prevents floating outputs in multi-rail systems with shared peripherals. |
| Controlled startup slew rate | 5 mV/s fixed ramp - eliminates undershoot/overshoot during hot-plug events and satisfies ISO 16750-2 pulse test requirements. |
| Stable with low-ESR ceramics | No minimum ESR requirement - supports compact 4.7 µF X5R capacitors without oscillation risk across temperature and load. |
| Ultra-low quiescent current | 35 µA typical IQ - extends battery life in always-on telematics gateways during vehicle sleep mode (CAN FD wake-up). |
| High PSRR at RF frequencies | 40 dB at 1 MHz - mitigates coupling from 2.4 GHz Wi-Fi/BT transceivers into sensitive analog sensor interfaces. |
Applications
| Automotive Infotainment Power Rail | RF Front-End Bias Supply |
|---|---|
Use Scenario: Powers audio DSP, touchscreen controller, and HDMI PHY in head unit with simultaneous CAN FD communication. IC Role / Device Role / Timing Role: Primary 1.8 V LDO delivering clean, sequenced power with PG confirmation to MCU before firmware boot. Use Value: 120 mV dropout ensures uninterrupted operation during 3.4 V cold-crank; 85 dB PSRR isolates audio band from switching noise. |
Use Scenario: Supplies 1.8 V bias to LTE/5G power amplifier stages in telematics control unit. IC Role / Device Role / Timing Role: Low-noise post-regulator after buck converter, with controlled slew to prevent PA turn-on glitches. Use Value: 10 µVRMS noise preserves EVM performance; active discharge clears residual charge before PA re-biasing. |
| ADAS Camera Module Core Supply | Domain Controller Sensor Interface |
Use Scenario: Provides regulated 1.8 V to image signal processor and MIPI CSI-2 serializer in surround-view camera ECU. IC Role / Device Role / Timing Role: Secondary LDO with PG monitoring for fail-safe shutdown if main rail collapses. Use Value: ±1% accuracy over temperature guarantees consistent ADC reference for HDR image stacking algorithms. |
Use Scenario: Powers analog front-end of radar preprocessing ASIC requiring sub-20 µV noise floor. IC Role / Device Role / Timing Role: Ultra-low-noise LDO with 0.6 V reference enabling precise 1.2 V generation via external divider. Use Value: Adjustable architecture allows 1.2 V output with only 2× noise amplification (vs. 6× from 0.6 V base), preserving SNR. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV59801CML180TBG | Same silicon, identical electrical specs, but uses alternate marking code (180 vs. 180) and different tape/reel packaging. | No functional difference - both support same 1.8 V fixed output, 5 mV/s slew, and DFNW8 package. | Select NCV59801CML180TCG for standard Pb-free tape-and-reel delivery; NCV59801CML180TBG may be allocated to specific OEM programs. |
| TLD1117LV18 | 1 A LDO with 1.8 V fixed output, but ±2% accuracy, no PG output, no active discharge, and 60 dB PSRR at 1 kHz. | Lacks sequencing support and RF noise rejection - suitable only for non-critical digital I/O rails, not analog/RF domains. | Choose NCV59801CML180TCG when Power Good signaling, ±0.7% accuracy, or 85 dB PSRR are required for automotive safety or connectivity functions. |
Compared with NCV59801CML180TBG, the NCV59801CML180TCG offers identical performance but standardized logistics coding; versus TLD1117LV18, it delivers 25 dB higher PSRR, integrated PG flag, and active discharge - essential for domain controller power integrity and ASIL-B compliance.
Availability
NCV59801CML180TCG is available at Aetrix Electronics and suitable for automotive infotainment systems, ADAS camera modules, and telematics gateways requiring stable component supply with full AEC-Q100 documentation and PPAP support.
Supply support for NCV59801CML180TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, and IoT applications.
The NCV59801 series was developed specifically for automotive power management - emphasizing AEC-Q100 reliability, low noise for RF/analog subsystems, and robust thermal performance in space-constrained ECUs.
FAQ
What is the maximum input voltage rating for the NCV59801CML180TCG?
The NCV59801CML180TCG has an absolute maximum input voltage of 6 V per its datasheet Absolute Maximum Ratings table. Operation above 5.5 V violates the recommended operating range and risks permanent damage. For automotive applications with load-dump transients, external clamping or upstream protection is required before the NCV59801CML180TCG input pin.
Does the NCV59801CML180TCG support adjustable output voltage?
Yes, the NCV59801CML180TCG is the adjustable version of the NCV59801 family - it uses the FB pin with external resistor divider to set output voltages from 0.6 V to 5.0 V. Its marking code "180" denotes the 1.8 V fixed variant's die option, but the CML180TCG part itself is configured for adjustable operation per ordering information table on page 11 of the datasheet.
How does the Power Good (PG) output behave during enable/disable transitions?
The NCV59801CML180TCG PG output is an open-drain signal that goes low when VOUT reaches 95% of nominal and remains low until VOUT falls below 90%. During disable (EN < 0.4 V), PG becomes high-impedance - its state is defined solely by the external pull-up. Internal blanking (9 µs fall, 18 µs rise) prevents false triggering from brief transients.
What is the purpose of the active output discharge feature in the NCV59801CML180TCG?
The active output discharge in the NCV59801CML180TCG engages automatically when EN is pulled low, connecting OUT to GND through a ~250 Ω internal FET. This rapidly discharges output capacitance - preventing back-powering of downstream circuits, ensuring deterministic power-down sequencing, and meeting ISO 16750-2 pulse test requirements for automotive ECUs.
Can the NCV59801CML180TCG operate with ceramic capacitors smaller than 4.7 µF?
The NCV59801CML180TCG is characterized and guaranteed stable with ≥4.7 µF X5R/X7R ceramic capacitors. While 2.2 µF may work in some layouts, using smaller values risks instability under temperature extremes or heavy load transients - especially given its zero-ESR tolerance and lack of external compensation. Designers should adhere to the 4.7 µF minimum for production compliance.
NCV59801CML180TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.343V @ 1A
- Current - Output:
- 1A
- Current - Quiescent (Iq):
- 55 µA
- Current - Supply (Max):
- -
- PSRR:
- -
- Control Features:
- Enable, Soft Start
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 8-DFNW (3x3)
NCV59801CML180TCG FAQ
1.How can I place an order for NCV59801CML180TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV59801CML180TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV59801CML180TCG reliable?
The price and inventory of NCV59801CML180TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV59801CML180TCG is usually 5 days.
3.What payment methods are accepted for NCV59801CML180TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV59801CML180TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV59801CML180TCG?
NCV59801CML180TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV59801CML180TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV59801CML180TCG?
For technical support, including NCV59801CML180TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV59801CML180TCG requirements.
6.How does Aetrix verify that NCV59801CML180TCG is sourced from the original manufacturer or authorized distributors?
All NCV59801CML180TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV59801CML180TCG meets industry standards.
7.What is the process for return or replacement of NCV59801CML180TCG?
All NCV59801CML180TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCV59801CML180TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV59801CML180TCG part is unused and in its original packaging.
Return procedure for NCV59801CML180TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV59801CML180TCG Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
