onsemi NCV8130BMX110TCG
- Part No.:
- NCV8130BMX110TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCV8130BMX110TCG.pdf
- Description:
- IC REG LINEAR 1.1V 300MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,584
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8130BMX110TCG from onsemi is a 300 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering fixed 1.10 V output at ±1.5% accuracy over −40°C to +125°C, ultra-low 175 mV max dropout at 300 mA, and stable operation with only 1 µF ceramic output capacitor - designed for automotive point-of-load regulation in FPGA, DSP, and camera power domains.
For engineers reviewing the NCV8130BMX110TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), AEC-Q100 Grade 1 qualification, 80 µA typical bias current, logic-level enable control, and XDFN6 1.2 mm × 1.2 mm package optimized for space-constrained automotive PCBs.
Technical Context
The NCV8130BMX110TCG implements a dual-input NMOS-based VLDO architecture where VIN supplies the pass element and VBIAS powers internal control circuitry independently - enabling stable regulation even when VIN approaches VOUT, unlike PMOS LDOs. Its UVLO circuit monitors VBIAS with 1.6 V threshold and 0.2 V hysteresis.
It features monotonic startup, thermal shutdown at 160°C (releasing at 140°C), and no active discharge (as confirmed by "BMX" suffix and absence of RDISCH specification in Electrical Characteristics). The device operates across VIN = (VOUT + VDO) to 5.5 V and VBIAS = (VOUT + 1.35 V) ≥ 2.4 V to 5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.10 V - eliminates external feedback network, reduces BOM count and layout area in noise-sensitive digital core rails. |
| Max Output Current | 300 mA continuous - supports mid-power FPGA I/O banks or DSP subsystems without thermal derating in XDFN6 package at TJ ≤ 125°C. |
| VIN Dropout Voltage | 75–175 mV at 300 mA - enables operation down to VIN = 1.275 V, critical for post-regulation after buck converters in battery-powered automotive modules. |
| VBIAS Dropout Voltage | 1.1–1.4 V at 300 mA - mandates minimum VBIAS ≥ 2.5 V for reliable 1.10 V output, guiding system-level bias rail design. |
| Output Accuracy | ±1.5% over −40°C to +125°C - ensures consistent logic-level compliance for 1.1 V I/O standards (e.g., LPDDR4, MIPI D-PHY) across full automotive temperature range. |
| Bias Supply Current | 80 µA typical - minimizes quiescent load on always-on VBIAS rail, extending battery life in infotainment standby modes. |
| PSRR (VIN) | 65 dB at 1 kHz - suppresses switching noise from upstream DC/DC converters, preserving signal integrity in camera sensor analog chains. |
Pinout & Package
XDFN6 1.2 mm × 1.2 mm package (Case 711AT) with exposed thermal pad soldered to ground plane for 170°C/W junction-to-air thermal resistance - optimized for high-density automotive PCBs with strict height and footprint constraints.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers stable 1.10 V to load; requires direct connection to 1 µF ceramic capacitor with minimal trace inductance. |
| 2 - N/C | No connect | True internal no-connect; PCB traces may route here but must not be electrically tied to any net. |
| 3 - EN | Logic-enable input | Active-high control: >0.9 V enables regulator; <0.4 V disables it and reduces bias current to 0.5 µA. |
| 4 - BIAS | Bias supply input | Powers internal reference and control circuits; monitored by UVLO; must be ≥2.4 V and ≥(VOUT + 1.35 V). |
| 5 - GND | Ground reference | Common return for VIN, VBIAS, and OUT; thermal pad must be soldered to PCB ground plane for thermal performance. |
| 6 - IN | Main input supply | Feeds NMOS pass transistor; dropout voltage defined between this pin and OUT; supports 0.8–5.5 V range. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Decouples pass transistor drive (VIN) from control circuitry (VBIAS), enabling lower dropout than PMOS LDOs and relaxed output capacitor ESR requirements. |
| AEC-Q100 Grade 1 qualification | Validated for −40°C to +125°C ambient operation with PPAP capability - meets functional safety requirements for ADAS and body control modules. |
| Ultra-low bias current | 80 µA typical operating current and 0.5 µA in disable mode - minimizes parasitic drain on always-on vehicle battery rails. |
| Stable with 1 µF ceramic capacitor | Eliminates need for large tantalum or aluminum electrolytic capacitors, reducing board area, cost, and failure risk in vibration-prone automotive environments. |
| Monotonic startup | Controls slew rate of VOUT rise to limit inrush current into downstream capacitance - prevents brownout in shared power domains. |
Applications
| Automotive Camera Power | FPGA Core Rail Regulation |
|---|---|
|
Use Scenario: Powering image sensor and ISP in rear-view or surround-view cameras with tight thermal and EMI constraints. IC Role / Device Role / Timing Role: Post-regulator converting 1.3 V buck output to precise 1.10 V for MIPI CSI-2 PHY and sensor analog blocks. Use Value: 40 µVRMS output noise and 65 dB PSRR suppress switching artifacts from upstream DC/DC, preventing image banding. |
Use Scenario: Supplying configurable logic fabric in automotive-grade FPGAs requiring stable 1.10 V at up to 300 mA. IC Role / Device Role / Timing Role: Low-noise, high-accuracy point-of-load regulator placed adjacent to FPGA power pins. Use Value: ±1.5% output accuracy ensures timing margin compliance across temperature, while 175 mV dropout maintains regulation during cold-crank transients. |
| ADAS Domain Controller I/O | Infotainment SoC Interface Rails |
|
Use Scenario: Powering CAN FD transceivers and Ethernet PHYs in centralized ADAS domain controllers. IC Role / Device Role / Timing Role: Dedicated 1.10 V rail for high-speed interface I/O banks with stringent noise and transient response specs. Use Value: 150 µs turn-on time and monotonic ramp prevent interface initialization faults during power sequencing. |
Use Scenario: Regulating DDR memory interface voltage in head-unit SoCs where standby current and thermal density are critical. IC Role / Device Role / Timing Role: Always-on bias rail regulator supporting low-power audio decode and Bluetooth coexistence modes. Use Value: 0.5 µA disable current extends battery backup runtime; XDFN6 footprint allows placement under SoC for shortest power path. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV8130AMX110TCG | Includes active output discharge (RDISCH = 150 Ω); otherwise identical electrical specs and pinout. | Required where fast VOUT discharge is needed for safe power-down sequencing (e.g., PCIe hot-plug). | Select NCV8130AMX110TCG only if active discharge is mandated; NCV8130BMX110TCG avoids discharge-related leakage and noise. |
| TLD1113-11ES | Single-rail 300 mA LDO (no VBIAS pin); 200 mV dropout; ±2% accuracy; non-AEC-Q100. | Suitable for industrial or consumer applications lacking automotive qualification or dual-rail flexibility. | Choose TLD1113-11ES only for cost-sensitive non-automotive designs; NCV8130BMX110TCG provides superior accuracy, PSRR, and automotive compliance. |
Compared with NCV8130AMX110TCG, the NCV8130BMX110TCG offers lower standby current and no discharge-induced noise, while versus TLD1113-11ES it delivers tighter accuracy, higher PSRR, and full AEC-Q100 Grade 1 support - making it the optimal choice for safety-critical automotive point-of-load regulation.
Availability
NCV8130BMX110TCG is available at Aetrix Electronics and suitable for automotive camera modules, ADAS domain controllers, and infotainment SoC interface rails requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for NCV8130BMX110TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and intelligent edge applications.
The NCV8130 series belongs to onsemi's automotive-qualified power management portfolio, engineered specifically for low-noise, high-accuracy point-of-load regulation in safety-critical vehicle systems including ADAS, body electronics, and infotainment.
FAQ
What is the output voltage tolerance of the NCV8130BMX110TCG over temperature?
The NCV8130BMX110TCG guarantees ±1.5% output voltage accuracy across the full −40°C to +125°C junction temperature range, with tighter ±0.5% accuracy at 25°C. This is verified per the Electrical Characteristics table in the official datasheet and ensures reliable operation for 1.1 V logic interfaces under extreme automotive thermal conditions. The NCV8130BMX110TCG does not require external trimming or calibration to meet this spec.
Does the NCV8130BMX110TCG support active output discharge?
No, the NCV8130BMX110TCG does not include active output discharge functionality. The "B" in the part number denotes the non-active-discharge variant, confirmed by the absence of RDISCH parameter in its Electrical Characteristics table and the datasheet note stating active discharge is present only in "A"-suffix devices (e.g., NCV8130AMXyyyTCG). The NCV8130BMX110TCG relies on natural discharge through load and parasitic paths.
What is the minimum required VBIAS voltage for the NCV8130BMX110TCG at 1.10 V output?
The minimum required VBIAS voltage for the NCV8130BMX110TCG is (VOUT + 1.35 V) = 2.45 V, with an absolute minimum of 2.4 V per Recommended Operating Conditions. This ensures proper operation of internal control circuitry and UVLO monitoring. Applying VBIAS below 2.4 V risks undervoltage lockout and regulator disable - a critical constraint when designing auxiliary bias rails for the NCV8130BMX110TCG.
Can the NCV8130BMX110TCG operate with input voltage below 1.10 V?
No, the NCV8130BMX110TCG cannot regulate at VIN below its 1.10 V output due to its NMOS pass transistor architecture. The minimum VIN is defined by dropout: VIN ≥ (VOUT + VDO) = 1.10 V + 0.175 V = 1.275 V at 300 mA. Below this, the NCV8130BMX110TCG enters dropout and VOUT drops linearly with VIN - it is not designed for sub-VOUT operation like some charge-pump or buck-boost regulators.
Is the NCV8130BMX110TCG pin-compatible with other variants in the NCV8130 family?
Yes, all NCV8130 variants - including NCV8130BMX080TCG, NCV8130BMX100TCG, and NCV8130BMX110TCG - share identical XDFN6 pinout, package dimensions, and terminal assignments. The only differences are output voltage (laser-trimmed during test) and presence/absence of active discharge ("B" vs "A"). This allows drop-in replacement across voltage options without PCB redesign, provided VBIAS and VIN ranges remain compatible.
NCV8130BMX110TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.175V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCV8130BMX110TCG FAQ
1.How can I place an order for NCV8130BMX110TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8130BMX110TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8130BMX110TCG reliable?
The price and inventory of NCV8130BMX110TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8130BMX110TCG is usually 5 days.
3.What payment methods are accepted for NCV8130BMX110TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8130BMX110TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8130BMX110TCG?
NCV8130BMX110TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8130BMX110TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8130BMX110TCG?
For technical support, including NCV8130BMX110TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8130BMX110TCG requirements.
6.How does Aetrix verify that NCV8130BMX110TCG is sourced from the original manufacturer or authorized distributors?
All NCV8130BMX110TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8130BMX110TCG meets industry standards.
7.What is the process for return or replacement of NCV8130BMX110TCG?
All NCV8130BMX110TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCV8130BMX110TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8130BMX110TCG part is unused and in its original packaging.
Return procedure for NCV8130BMX110TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8130BMX110TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

