onsemi NCV8130BMX180TCG
- Part No.:
- NCV8130BMX180TCG
- Manufacturer:
- onsemi
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
NCV8130BMX180TCG.pdf
- Description:
- IC REG LINEAR 1.8V 300MA 6XDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,712
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8130BMX180TCG from onsemi is a 300 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate bias rail (VBIAS), delivering fixed 1.80 V output with ±1.5% accuracy over −40°C to +125°C, ultra-low 175 mV dropout at 300 mA, and stable operation with only 1 µF ceramic output capacitor - designed for automotive point-of-load regulation in FPGA, DSP, and camera power systems.
For engineers reviewing the NCV8130BMX180TCG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-rail architecture (VIN/VBIAS), bias current of 80 µA typ., AEC-Q100 Grade 1 qualification, XDFN6 1.2 mm × 1.2 mm package, and absence of active discharge (non-A variant).
Technical Context
The NCV8130BMX180TCG employs an NMOS pass transistor architecture powered by a dedicated VBIAS rail (2.4–5.5 V), decoupling control circuitry from input supply noise and enabling stable regulation even when VIN approaches VOUT. Its internal UVLO monitors VBIAS with 1.6 V threshold and 0.2 V hysteresis, ensuring reliable startup under varying bias conditions.
Unlike PMOS LDOs, this topology minimizes sensitivity to output capacitor ESR and enables monotonic start-up with controlled inrush current. The device features thermal shutdown at 160°C (releasing at 140°C), current limiting up to 950 mA, and logic-level enable (VEN(H) = 0.9 V) with 0.5 µA disable current - optimized for battery-constrained automotive and industrial embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.80 V - eliminates external feedback network; supports precise core I/O rails for 1.8 V logic domains. |
| Max Output Current | 300 mA continuous - sufficient for powering single-core microcontrollers, sensor interfaces, or FPGA I/O banks. |
| VIN Dropout Voltage | 175 mV max at 300 mA - enables regulation from as low as 1.975 V input when VOUT = 1.80 V, critical for post-regulation after buck converters. |
| VBIAS Range | 2.4 V to 5.5 V - allows use of common 3.3 V or 5 V system rails to power internal circuitry independently of noisy VIN. |
| Accuracy | ±1.5% over −40°C to +125°C - meets automotive Grade 1 ambient temperature requirements without calibration. |
| PSRR (VIN) | 65 dB at 1 kHz - suppresses switching noise from upstream DC/DC converters feeding VIN. |
| PSRR (VBIAS) | 80 dB at 1 kHz - isolates output from bias rail ripple, enhancing noise immunity in mixed-signal applications. |
| Output Noise | 40 µVRMS (10 Hz–100 kHz) - suitable for noise-sensitive analog circuits like ADC references or camera image sensors. |
Pinout & Package
XDFN6 1.2 mm × 1.2 mm package (Case 711AT) with exposed thermal pad soldered to PCB ground plane for optimal thermal performance (RJA = 170°C/W). Pin 2 is true no-connect (N/C); thermal pad must be electrically connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output voltage node | Delivers stable 1.80 V to load; requires ≥1 µF ceramic capacitor directly connected for stability. |
| 2 - N/C | No internal connection | Must remain unconnected on PCB; traces allowed but no electrical function. |
| 3 - EN | Logic-level enable input | High (>0.9 V) enables regulation; low (<0.4 V) disables output and reduces bias current to 0.5 µA. |
| 4 - BIAS | Dedicated bias supply input | Powers internal control circuitry; monitored by UVLO; must be ≥2.4 V and ≥(VOUT + 1.35 V). |
| 5 - GND | Power and signal reference ground | Common return path for IN, BIAS, EN, and OUT; connects to thermal pad for heat dissipation. |
| 6 - IN | Main input voltage supply | Feeds NMOS pass transistor; operates from 0.8 V to 5.5 V, with dropout defined relative to VOUT. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power delivery (VIN) from control bias (VBIAS), reducing sensitivity to input ripple and enabling lower dropout than PMOS alternatives. |
| Ultra-low quiescent current | 80 µA typical bias current ensures minimal battery drain in always-on automotive modules (e.g., CAN wake-up receivers). |
| AEC-Q100 Grade 1 qualified | Validated for −40°C to +125°C ambient operation with PPAP capability - meets functional safety requirements for body electronics. |
| Stable with 1 µF ceramic output cap | Eliminates need for large tantalum or aluminum electrolytic capacitors, saving board space and improving reliability. |
| Monotonic start-up | Controlled VOUT ramp prevents inrush current spikes that could destabilize upstream supplies or trigger overcurrent protection. |
| Thermal shutdown with hysteresis | Shuts down at 160°C and recovers at 140°C - protects against sustained overload while avoiding thermal cycling in transient conditions. |
Applications
| Automotive Camera Power Supply | FPGA I/O Bank Regulation |
|---|---|
Use Scenario: Powering image sensor and ISP in ADAS front/rear cameras operating in engine bay or exterior environments. IC Role / Device Role / Timing Role: Post-regulator converting 3.3 V or 5 V domain to clean 1.80 V for MIPI CSI-2 interface and sensor logic. Use Value: 40 µVRMS output noise and 80 dB PSRR(VBIAS) prevent clock jitter and image artifacts; AEC-Q100 Grade 1 ensures reliability at 125°C ambient. |
Use Scenario: Supplying configurable I/O banks on Xilinx Artix-7 or Intel Cyclone V FPGAs in industrial control PLCs. IC Role / Device Role / Timing Role: Local point-of-load regulator delivering precise 1.80 V to FPGA I/O banks requiring tight voltage tolerance. Use Value: ±1.5% output accuracy over temperature avoids I/O timing violations; 175 mV dropout enables efficient use of intermediate bus voltages. |
| Automotive Infotainment STB | DSP Core Supply in Telematics Unit |
Use Scenario: Powering SoC peripherals (USB PHY, HDMI CEC, audio codec) in automotive head units and set-top boxes. IC Role / Device Role / Timing Role: Low-noise auxiliary regulator for mixed-signal subsystems sharing noisy 3.3 V main rail. Use Value: Dual-rail architecture isolates VOUT from VIN ripple; 0.5 µA shutdown current extends battery backup runtime during ignition-off states. |
Use Scenario: Providing stable 1.80 V core voltage to TI C6000 or Analog Devices SHARC DSPs in cellular-connected telematics gateways. IC Role / Device Role / Timing Role: Primary core regulator with fast turn-on time (150 µs) supporting rapid wake-from-sleep transitions. Use Value: Monotonic start-up prevents DSP lockup during cold boot; thermal shutdown protects against enclosure overheating in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV8130AMX180TCG | Identical specs except includes active output discharge (RDISCH = 150 Ω) during disable; same pinout and marking code NE. | Required where rapid VOUT discharge is needed to meet system reset timing (e.g., DDR termination rails). | Select NCV8130AMX180TCG only if active discharge is mandatory; NCV8130BMX180TCG saves cost and complexity when discharge is handled externally. |
| TLD1120EL | 250 mA AEC-Q100 automotive LDO; 1.8 V fixed; 200 mV dropout at 250 mA; no separate VBIAS rail; higher IQ (120 µA). | Lacks dual-rail architecture - less effective at rejecting VIN ripple; limited to lower current loads. | Use TLD1120EL only in space-constrained designs where VBIAS routing is impractical and 250 mA suffices. |
Compared with NCV8130AMX180TCG, the NCV8130BMX180TCG omits active discharge to reduce cost and simplify bias design; versus TLD1120EL, it delivers 20% higher current and superior PSRR via dedicated VBIAS, making it preferable for noise-critical 300 mA automotive loads.
Availability
NCV8130BMX180TCG is available at Aetrix Electronics and suitable for automotive camera modules, FPGA I/O power, and telematics DSP supplies requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for NCV8130BMX180TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.
The NCV8130BMX180TCG belongs to onsemi's automotive-grade VLDO regulator family, engineered specifically for noise-sensitive, high-reliability point-of-load regulation in vehicles - emphasizing low dropout, ultra-low noise, and AEC-Q100 Grade 1 robustness.
FAQ
What is the maximum input voltage for the NCV8130BMX180TCG?
The NCV8130BMX180TCG supports an absolute maximum input voltage (VIN) of 6 V, but its recommended operating range is up to 5.5 V. Operation above 5.5 V risks exceeding safe operating area limits and may compromise reliability or trigger overvoltage protection mechanisms not explicitly specified in the datasheet.
Does the NCV8130BMX180TCG include active output discharge?
No, the NCV8130BMX180TCG does not include active output discharge. This feature is exclusive to the "A" variant (e.g., NCV8130AMX180TCG). The "B" suffix confirms non-active discharge configuration, meaning the output relies on external pull-down or load leakage to discharge when disabled.
What is the minimum required VBIAS voltage for the NCV8130BMX180TCG at 1.80 V output?
The minimum required VBIAS voltage for the NCV8130BMX180TCG is the greater of 2.4 V or (VOUT + 1.35 V), which calculates to 3.15 V. Therefore, VBIAS must be ≥3.15 V to ensure proper internal circuit operation and avoid UVLO shutdown.
Can the NCV8130BMX180TCG operate with a 1.3 V input voltage?
No - the NCV8130BMX180TCG cannot regulate 1.80 V output from a 1.3 V input. With a 175 mV maximum dropout at 300 mA, the minimum valid VIN is 1.975 V. At 1.3 V input, the device enters dropout and cannot maintain regulation; output collapses toward VIN minus losses.
Is the NCV8130BMX180TCG pin-compatible with other variants in the NCV8130 family?
Yes - all NCV8130 variants, including NCV8130BMX180TCG, share identical XDFN6 1.2 mm × 1.2 mm package (Case 711AT) and pinout. Voltage, bias configuration, and active discharge options are implemented internally; no PCB layout change is needed when substituting within the same suffix group (e.g., BMXxxxTCG).
NCV8130BMX180TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.175V @ 300mA
- Current - Output:
- 300mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 65dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-XDFN (1.2x1.2)
NCV8130BMX180TCG FAQ
1.How can I place an order for NCV8130BMX180TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8130BMX180TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8130BMX180TCG reliable?
The price and inventory of NCV8130BMX180TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8130BMX180TCG is usually 5 days.
3.What payment methods are accepted for NCV8130BMX180TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8130BMX180TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8130BMX180TCG?
NCV8130BMX180TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8130BMX180TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8130BMX180TCG?
For technical support, including NCV8130BMX180TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8130BMX180TCG requirements.
6.How does Aetrix verify that NCV8130BMX180TCG is sourced from the original manufacturer or authorized distributors?
All NCV8130BMX180TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8130BMX180TCG meets industry standards.
7.What is the process for return or replacement of NCV8130BMX180TCG?
All NCV8130BMX180TCG units undergo pre-shipment inspection (PSI). If there is an issue with NCV8130BMX180TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8130BMX180TCG part is unused and in its original packaging.
Return procedure for NCV8130BMX180TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8130BMX180TCG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

