onsemi NCV8135BMT040TBG
- Part No.:
- NCV8135BMT040TBG
- Manufacturer:
- onsemi
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
NCV8135BMT040TBG.pdf
- Description:
- IC REG LINEAR 0.4V 500MA 6WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8135BMT040TBG from onsemi is a 500 mA very low dropout (VLDO) CMOS voltage regulator with NMOS pass transistor and separate VBIAS rail, delivering 0.4 V fixed output at ±1% accuracy over temperature, 53 mV typical dropout at full load, and 35 µA typical bias quiescent current - designed for noise-sensitive, space-constrained automotive point-of-load regulation.
For engineers reviewing the NCV8135BMT040TBG datasheet, pinout, applications, or equivalent options, this page provides verified technical context, WDFN6 package mapping, real-world load transient behavior, PSRR performance at 1 kHz, and validated alternative options for 0.4 V automotive LDO designs.
Technical Context
The NCV8135BMT040TBG uses an NMOS pass transistor architecture powered by dual rails: VIN supplies the output path, while VBIAS independently powers internal control circuitry - enabling ultra-low dropout (53 mV @ 500 mA) and high PSRR (90 dB from VBIAS at 1 kHz). Its enable input features built-in hysteresis and supports monotonic soft-start.
This variant lacks active output discharge (distinguishing it from NCV8135A versions), operates across −40°C to +125°C, and is AEC-Q100 qualified. It achieves stable regulation with only a 10 µF ceramic output capacitor and tolerates input as low as 0.4 V - critical for modern low-voltage SoC core rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 0.4 V - matches ultra-low-voltage processor I/O or core domains requiring precise sub-0.5 V supply. |
| Max Output Current | 500 mA continuous - sufficient for LPDDR4 I/O rails or sensor hub power in automotive ADAS modules. |
| VIN Dropout Voltage | 53 mV typ. @ 500 mA - enables operation with <0.5 V input headroom, essential for battery-backed or energy-harvesting systems. |
| VBIAS Range | 2.5 V to 5.5 V - decouples control logic supply from noisy low-VIN paths, improving noise immunity and regulation stability. |
| Output Accuracy | ±1% over −40°C to +125°C - ensures timing margin compliance for automotive-grade SerDes or MIPI interfaces. |
| PSRR (VBIAS) | 90 dB @ 1 kHz - suppresses bias rail noise before it modulates the output, critical for RF transceiver LDOs. |
| Quiescent Bias Current | 35 µA typ. - minimizes standby power in always-on vehicle network nodes (e.g., CAN FD wake-up circuits). |
Pinout & Package
NCV8135BMT040TBG is housed in a thermally enhanced WDFN6 2 mm × 2 mm package (Case 511BR) with wettable flanks option available; the exposed thermal pad must be soldered to PCB ground plane for optimal thermal performance (RJA = 97°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply rail | Accepts 0.4 V–5.5 V; directly feeds NMOS pass element - dropout defined relative to VOUT. |
| GND | Power and signal reference | Common return for VIN, VBIAS, EN, SNS, and VOUT; connects to thermal pad for heat dissipation. |
| VBIAS | Bias supply for control circuitry | Independent 2.5 V–5.5 V rail powering reference, error amp, and EN logic - isolates regulation loop from VIN noise. |
| EN | Logic-level enable input | Active-high; threshold VEN(H) = 0.9 V - compatible with 1.2 V/1.8 V GPIO; includes hysteresis for noise immunity. |
| SNS | Output voltage feedback sense | Remote sensing node; connects directly to load point to compensate for PCB trace IR drop in high-current routing. |
| VOUT | Regulated output terminal | Delivers stable 0.4 V @ up to 500 mA; no internal discharge FET (unlike NCV8135A variants). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low 53 mV dropout @ 500 mA | Enables regulation from 0.43 V input - supports direct connection to partially discharged Li-ion cells or buck converter outputs. |
| Separate VBIAS rail (2.5–5.5 V) | Decouples control circuitry from noisy or unstable main input, preserving PSRR and transient response under VIN sag. |
| ±1% output accuracy over temperature | Guarantees voltage margin for 0.4 V FPGA I/O banks or ASIC core rails operating across automotive ambient extremes. |
| Stable with 10 µF ceramic output cap | Eliminates need for large tantalum or polymer capacitors - reduces BOM cost and board area in compact ADAS camera modules. |
| AEC-Q100 qualified (Grade 1) | Validated for automotive powertrain and chassis applications requiring −40°C to +125°C junction operation and PPAP compliance. |
Applications
| Automotive Camera Module Power | LPDDR4 I/O Rail Regulation |
|---|---|
|
Use Scenario: Powering image sensor and ISP in rear-view or surround-view cameras with strict EMI and thermal constraints. IC Role / Device Role / Timing Role: Primary 0.4 V point-of-load regulator supplying sensor analog front-end and digital interface logic. Use Value: 28.7 µVRMS output noise (10 Hz–100 kHz) prevents pixel noise corruption; 53 mV dropout allows use with 0.5 V intermediate bus. |
Use Scenario: Delivering stable 0.4 V to LPDDR4 memory I/O banks in infotainment head units. IC Role / Device Role / Timing Role: Low-noise, high-PSRR LDO ensuring signal integrity on high-speed DQ/DQS lines during burst transfers. Use Value: 90 dB VBIAS-to-VOUT PSRR suppresses noise from shared 3.3 V bias rail, preventing timing jitter on memory strobes. |
| Always-On Vehicle Network Node | Low-Voltage Sensor Hub Supply |
|
Use Scenario: Providing always-on 0.4 V supply to CAN FD transceiver monitoring circuitry in gateway ECUs. IC Role / Device Role / Timing Role: Ultra-low-IQ bias rail regulator maintaining wake-up logic during vehicle sleep mode. Use Value: 35 µA typical VBIAS quiescent current extends battery hold-up time beyond 10 days without recharge. |
Use Scenario: Powering MEMS inertial measurement unit (IMU) and environmental sensors in ADAS domain controllers. IC Role / Device Role / Timing Role: Precision 0.4 V reference source for ADC biasing and sensor analog conditioning stages. Use Value: ±1% accuracy over −40°C to +125°C ensures consistent sensor gain calibration across full automotive temperature range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-voltage LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV8135AMT040TBG | Includes active output discharge (RDISCH = 150 Ω); otherwise identical electrical specs and pinout. | Required where fast VOUT ramp-down is needed after shutdown (e.g., to prevent back-powering of downstream logic). | Select NCV8135AMT040TBG only if active discharge is mandatory; NCV8135BMT040TBG saves cost and complexity when discharge is handled externally. |
| TLD1120FV | 400 mA, 0.4 V fixed, but uses PMOS topology; higher dropout (120 mV @ 400 mA); no VBIAS rail. | Lacks VBIAS isolation - more sensitive to input ripple; unsuitable for noisy intermediate bus environments. | Choose TLD1120FV only for simpler single-rail systems where 70 mV higher dropout and lower PSRR are acceptable trade-offs. |
Compared with NCV8135BMT040TBG, the NCV8135AMT040TBG adds discharge functionality without altering regulation performance, while the TLD1120FV sacrifices dropout and PSRR for integration simplicity - making NCV8135BMT040TBG optimal for noise-critical, ultra-low-headroom automotive loads.
Availability
NCV8135BMT040TBG is available at Aetrix Electronics and suitable for automotive camera modules, LPDDR4 I/O regulation, and always-on vehicle network nodes requiring stable component supply, AEC-Q100 compliance, and long-term production continuity.
Supply support for NCV8135BMT040TBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics for automotive, industrial, cloud, and IoT applications.
The NCV8135 series belongs to onsemi's automotive-qualified power management portfolio, engineered specifically for ultra-low-voltage, high-accuracy point-of-load regulation in safety-critical vehicle subsystems.
FAQ
What is the key functional difference between NCV8135BMT040TBG and NCV8135AMT040TBG?
The NCV8135BMT040TBG omits the active output discharge feature present in the NCV8135AMT040TBG. When disabled, NCV8135BMT040TBG allows VOUT to decay naturally through load leakage, whereas NCV8135AMT040TBG actively pulls VOUT to GND via a 150 Ω internal FET. All other electrical specifications, pinout, and package are identical for both NCV8135BMT040TBG and NCV8135AMT040TBG.
Does NCV8135BMT040TBG require an external capacitor on the VBIAS pin?
Yes, NCV8135BMT040TBG requires a minimum 0.1 µF ceramic capacitor between VBIAS and GND, placed as close as possible to the pin. This stabilizes the internal control circuitry supply and prevents oscillation during fast load transients. The datasheet specifies CBIAS ≥ 0.1 µF for reliable operation of NCV8135BMT040TBG across its full temperature and load range.
Can NCV8135BMT040TBG operate with VIN = 0.4 V and deliver 500 mA?
No - NCV8135BMT040TBG requires VIN ≥ VOUT + VDO. With VOUT = 0.4 V and typical dropout of 53 mV, minimum VIN is 0.453 V. At exactly 0.4 V input, NCV8135BMT040TBG cannot regulate and will enter dropout, causing VOUT to fall below specification. Valid operation starts at VIN ≥ 0.453 V for full 500 mA load.
Is the SNS pin mandatory for proper operation of NCV8135BMT040TBG?
Yes, the SNS pin must be connected directly to the VOUT net at the load point for accurate regulation. Leaving SNS unconnected or tying it to the IC's VOUT pin defeats remote sensing and degrades load regulation to ±0.5 mV (vs. ±0.1 mV with proper SNS routing). This requirement applies to all NCV8135BMT040TBG installations demanding tight output tolerance.
What thermal derating applies to NCV8135BMT040TBG at 125°C ambient?
At 125°C ambient, NCV8135BMT040TBG's maximum continuous output current is limited by junction temperature. With RJA = 97°C/W and TJ(MAX) = 125°C, power dissipation must stay below 0 W - meaning NCV8135BMT040TBG cannot sustain any load at 125°C ambient without additional heatsinking. Derating begins above 85°C ambient; consult Figure 3 in the datasheet for exact IOUT vs. TA curves for NCV8135BMT040TBG.
NCV8135BMT040TBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.4V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.1V @ 500mA
- Current - Output:
- 500mA
- Current - Quiescent (Iq):
- 55 µA
- Current - Supply (Max):
- -
- PSRR:
- 73dB ~ 90dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WDFN (2x2)
NCV8135BMT040TBG FAQ
1.How can I place an order for NCV8135BMT040TBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8135BMT040TBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8135BMT040TBG reliable?
The price and inventory of NCV8135BMT040TBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8135BMT040TBG is usually 5 days.
3.What payment methods are accepted for NCV8135BMT040TBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8135BMT040TBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8135BMT040TBG?
NCV8135BMT040TBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8135BMT040TBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8135BMT040TBG?
For technical support, including NCV8135BMT040TBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8135BMT040TBG requirements.
6.How does Aetrix verify that NCV8135BMT040TBG is sourced from the original manufacturer or authorized distributors?
All NCV8135BMT040TBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8135BMT040TBG meets industry standards.
7.What is the process for return or replacement of NCV8135BMT040TBG?
All NCV8135BMT040TBG units undergo pre-shipment inspection (PSI). If there is an issue with NCV8135BMT040TBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8135BMT040TBG part is unused and in its original packaging.
Return procedure for NCV8135BMT040TBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8135BMT040TBG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

