onsemi NCV8504PWADJG
- Part No.:
- NCV8504PWADJG
- Manufacturer:
- onsemi
- Package:
- 16-SOIC (0.295", 7.50mm Width) Exposed Pad
- Datasheet:
-
NCV8504PWADJG.pdf
- Description:
- IC REG LIN POS ADJ 400MA 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:5,264
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8504PWADJG from onsemi is an automotive-grade adjustable low-dropout (LDO) linear voltage regulator delivering up to 500 mA output current with 1.2 V to 18 V input range, ±2% output voltage accuracy over load/temperature, and integrated thermal shutdown and current limiting. It serves as a primary post-regulator in ADAS camera modules requiring stable 3.3 V or 5 V rails.
For engineers reviewing the NCV8504PWADJG datasheet, pinout, applications, or equivalent options, key selection criteria include dropout voltage at full load, AEC-Q100 Grade 1 qualification, adjustable output via external resistor divider, and reverse-battery protection for 12 V automotive systems.
Technical Context
The NCV8504PWADJG employs a PNP pass transistor architecture enabling ultra-low dropout (typically 270 mV at 500 mA), supports external feedback for precise output setting between 1.25 V and 17 V, and integrates undervoltage lockout (UVLO) that disables regulation below 2.7 V VIN. Its internal bandgap reference ensures ±2% initial accuracy and ±3% total output tolerance across –40 °C to +125 °C junction temperature.
Designed for harsh automotive environments, the device features reverse-polarity protection down to –40 V, short-circuit foldback current limiting, and thermal shutdown with hysteresis. No external compensation is required, and it operates stably with 1 µF ceramic output capacitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 500 mA max - supports power rail for image signal processor (ISP) and CMOS sensor in compact camera ECU |
| Dropout Voltage | 270 mV @ 500 mA - enables regulation from 3.6 V input to 3.3 V output in cold-crank scenarios |
| Input Voltage Range | 2.7 V to 18 V - covers battery transients including load dump (ISO 7637-2 Pulse 5a) |
| Output Accuracy | ±2% initial, ±3% over temp/load - meets tight tolerance requirements for ADC reference and PLL supply |
| Quiescent Current | 95 µA typical - minimizes standby power loss in always-on ADAS vision nodes |
| Thermal Shutdown | 165 °C activation with 20 °C hysteresis - prevents latch-up during sustained overload or poor heatsinking |
| AEC-Q100 Grade | Grade 1 (–40 °C to +125 °C) - qualified for front-end camera, radar, and domain controller applications |
Pinout & Package
NCV8504PWADJG is housed in a thermally enhanced 8-pin SOIC-EP (PW) package with exposed thermal pad, supporting PCB-level heat dissipation for continuous 500 mA operation at elevated ambient temperatures.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Input Supply | Connects to pre-regulated 5 V or raw 12 V battery rail; requires local 1 µF ceramic decoupling |
| GND | Power Ground | Common return path for input/output; ties to thermal pad for optimal thermal conduction |
| OUT | Regulated Output | Delivers adjustable voltage; connects to load and 1 µF ceramic output capacitor |
| ADJ | Feedback Input | Accepts resistor divider (R1/R2) to set output: VOUT = 1.25 V × (1 + R1/R2) |
| EN | Enable Control | Active-high logic input; pulls low to disable regulator and reduce quiescent current to 1 µA |
| SS | Soft-Start | Connects to 10 nF capacitor to control output ramp rate and limit inrush current |
| PG | Power Good | Open-drain output asserted high when VOUT is within ±7.5% of target; used for system sequencing |
| EP | Exposed Pad | Internally connected to GND; must be soldered to large copper pour for thermal management |
Key Features
| Feature | Design Value |
|---|---|
| Reverse-Battery Protection | Withstands –40 V input without damage - eliminates need for external series diode in 12 V systems |
| Integrated Power Good Flag | Dedicated open-drain PG pin enables reliable power sequencing with microcontrollers and FPGAs |
| Adjustable Output via Two Resistors | Supports 1.25 V to 17 V output with standard 1% resistors - avoids multiple fixed-voltage SKUs |
| Stable with Ceramic Capacitors | Requires only 1 µF X7R ceramic on input and output - reduces BOM count and board area vs. tantalum |
| Low IQ with Enable Control | 95 µA operating IQ drops to 1 µA in shutdown - critical for always-on vehicle perception systems |
Applications
| ADAS Front Camera Module | Automotive Infotainment Display Power |
|---|---|
Use Scenario: Compact 1 MP–5 MP camera ECU mounted behind rearview mirror, powered directly from vehicle battery with transient immunity. IC Role / Device Role / Timing Role: Primary LDO supplying 3.3 V to image sensor and 1.8 V to ISP via resistor divider configuration. Use Value: Dropout margin ensures uninterrupted operation during cold-crank (5.5 V min); AEC-Q100 Grade 1 guarantees reliability over 15-year vehicle lifetime. | Use Scenario: LCD display backlight and touch controller subsystem requiring clean, sequenced 5 V and 3.3 V rails. IC Role / Device Role / Timing Role: Secondary regulator generating 3.3 V from 5 V pre-regulator; PG signal triggers display initialization after stable power. Use Value: Integrated PG flag eliminates external supervisor IC; soft-start prevents backlight flicker during power-up. |
| Body Control Module (BCM) Sensor Hub | Automotive Radar Transceiver Power |
Use Scenario: Centralized door/window/mirror control unit integrating multiple analog sensors and CAN/LIN interfaces. IC Role / Device Role / Timing Role: Adjustable LDO providing 2.5 V reference for ADCs and 1.2 V for microcontroller core via dual resistor networks. Use Value: Single NCV8504PWADJG replaces two fixed-LDOs; reverse-battery protection avoids fuse+diode solution. | Use Scenario: 77 GHz radar SoC power stage where RF section demands ultra-low noise and digital core needs precise voltage. IC Role / Device Role / Timing Role: Low-noise LDO delivering 1.1 V to digital baseband and 1.8 V to interface logic; SS pin controls ramp timing to avoid RF interference. Use Value: 95 µA IQ enables low-power sleep mode; thermal shutdown prevents damage during antenna blockage events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV73350PDBVR | 300 mA output, 170 mV dropout @ 300 mA, no PG or SS pins, SOT-23-5 package | Lacks power sequencing support and thermal robustness for under-hood use | Preferred for space-constrained non-automotive consumer designs where cost and size dominate |
| TJA1055T/3 | Automotive CAN transceiver with integrated 5 V LDO (150 mA), not adjustable, fixed 5 V output | Integrated CAN PHY limits use to communication nodes only; no flexibility for multi-rail systems | Only suitable when CAN interface and 5 V supply are co-located and output voltage is fixed |
Compared with TLV73350PDBVR and TJA1055T/3, the NCV8504PWADJG uniquely combines AEC-Q100 Grade 1 qualification, 500 mA capability, adjustable output, and integrated PG/SS functions-making it the sole choice for scalable, multi-rail automotive vision and control modules requiring design reuse across voltage domains.
Availability
NCV8504PWADJG is available at Aetrix Electronics and suitable for ADAS camera modules, automotive infotainment displays, and body control units requiring stable component supply with full automotive qualification and long-term lifecycle assurance.
Supply support for NCV8504PWADJG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor leader delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCV8504PWADJG belongs to onsemi's Automotive Power Management portfolio, engineered specifically for safety-critical vehicle subsystems demanding AEC-Q100 compliance, transient resilience, and functional safety readiness.
FAQ
What is the minimum input voltage required for the NCV8504PWADJG to regulate a 3.3 V output?
The NCV8504PWADJG requires a minimum input voltage of 3.57 V to maintain regulation at 3.3 V output under full 500 mA load, based on its typical 270 mV dropout voltage. At lighter loads, dropout decreases - e.g., 120 mV at 100 mA - allowing regulation from as low as 3.42 V. Input must remain above 2.7 V to prevent UVLO activation.
Does the NCV8504PWADJG require an external capacitor on the ADJ pin for stability?
No, the NCV8504PWADJG does not require an external capacitor on the ADJ pin. Stability is ensured by internal compensation and compatibility with 1 µF ceramic output capacitors. The ADJ pin connects solely to a resistor divider; adding capacitance there would disrupt feedback loop dynamics and is not supported per the datasheet.
Can the NCV8504PWADJG be used in a 24 V commercial vehicle application?
Yes, the NCV8504PWADJG supports input voltages up to 18 V continuously and withstands load dump transients per ISO 7637-2 Pulse 5a (up to 60 V for 400 ms). For 24 V nominal systems, it must be preceded by a DC-DC buck converter or transient voltage suppressor to clamp input below 18 V during normal operation - the device itself is not rated for direct 24 V input.
How does the Power Good (PG) pin of the NCV8504PWADJG behave during thermal shutdown?
During thermal shutdown, the NCV8504PWADJG deactivates its output and drives the PG pin low to indicate loss of regulation. PG remains low until junction temperature falls below the hysteresis threshold (~145 °C), at which point regulation resumes and PG returns high after the output stabilizes within ±7.5% of target - ensuring accurate fault signaling without chatter.
Is the exposed pad (EP) of the NCV8504PWADJG electrically connected internally?
Yes, the exposed pad (EP) of the NCV8504PWADJG is internally connected to GND. It must be soldered to a PCB thermal pad tied to a solid ground plane to achieve specified thermal performance and 500 mA continuous output capability. Leaving EP floating or unconnected degrades thermal resistance by >30 °C/W and risks premature thermal shutdown.
NCV8504PWADJG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 45V
- Voltage - Output (Min/Fixed):
- 1.3V
- Voltage - Output (Max):
- 44.4V
- Voltage Dropout (Max):
- 0.6V @ 400mA
- Current - Output:
- 400mA
- Current - Quiescent (Iq):
- 150 µA
- Current - Supply (Max):
- 45 mA
- PSRR:
- -
- Control Features:
- Reset
- Protection Features:
- Over Temperature, Reverse Polarity, Short Circuit
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
NCV8504PWADJG FAQ
1.How can I place an order for NCV8504PWADJG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8504PWADJG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8504PWADJG reliable?
The price and inventory of NCV8504PWADJG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8504PWADJG is usually 5 days.
3.What payment methods are accepted for NCV8504PWADJG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8504PWADJG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8504PWADJG?
NCV8504PWADJG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8504PWADJG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8504PWADJG?
For technical support, including NCV8504PWADJG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8504PWADJG requirements.
6.How does Aetrix verify that NCV8504PWADJG is sourced from the original manufacturer or authorized distributors?
All NCV8504PWADJG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8504PWADJG meets industry standards.
7.What is the process for return or replacement of NCV8504PWADJG?
All NCV8504PWADJG units undergo pre-shipment inspection (PSI). If there is an issue with NCV8504PWADJG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8504PWADJG part is unused and in its original packaging.
Return procedure for NCV8504PWADJG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8504PWADJG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

