My Inquiry
My Account
onsemi NCV8509PDW18G
- Part No.:
- NCV8509PDW18G
- Manufacturer:
- onsemi
- Package:
- 16-SOIC (0.295", 7.50mm Width) Exposed Pad
- Datasheet:
-
NCV8509PDW18G.pdf
- Description:
- IC REG LINEAR 3.3V/1.8V 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,097
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8509PDW18G from onsemi is an automotive-grade dual linear voltage regulator with sequenced power-up for microcontroller core (1.8 V / 100 mA) and I/O (3.3 V / 115 mA) rails, featuring programmable slew rate control, dual-drive RESET, thermal shutdown, and power shunt functionality. It operates from 6–18 V input and is qualified per AEC-Q100 for powertrain and telematics systems.
For engineers reviewing the NCV8509PDW18G datasheet, pinout, applications, or equivalent options, key selection criteria include output sequencing integrity, RESET validity down to 0 V on either VIN1 or VOUT1, programmable delay via CDelay, SLEW-controlled ramp rate, and thermal performance in SOIC-16 exposed-pad package under automotive ambient conditions.
Technical Context
The NCV8509PDW18G integrates two independent LDO regulators with separate input pins (VIN1 for VOUT1, VIN2 for VOUT2), enabling optimized power path management. Its dual-drive RESET circuit derives bias from both VIN1 and VOUT1, ensuring reset assertion remains valid even during deep brown-out on either rail.
Power shunt operation-controlled by external REX-routes part of VOUT2 current off-chip to reduce on-die dissipation, with VIN2 regulated dynamically across three modes (saturation, reference clamping, and resistive drop). SLEW pin controls rise time via a 6.0 µA internal current source charging CSLEW, yielding typ. 469 V/s slew on VOUT1 for the 3.3 V option.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VOUT1 | 3.3 V ±2% (115 mA max); powers MCU I/O with tight regulation over −40°C to +125°C. |
| VOUT2 | 1.8 V ±2% (100 mA max); supplies MCU core with tracking delta ≤100 mV vs. VOUT1. |
| Quiescent Current | 175 µA typ. at 12 V VIN1; enables low-power standby in always-on automotive modules. |
| SLEW Rate (VOUT1) | 469 V/s typ. with 33 nF CSLEW; ensures controlled power-up to prevent I/O latch-up or ESD structure stress. |
| RESET Threshold | 96.5% of VOUT1 (typ.); hysteresis 66 mV; valid down to 0 V on VIN1 or VOUT1 due to dual-drive architecture. |
| Thermal Shutdown | 150°C to 210°C trip range; protects die during overload or high ambient without requiring external sensing. |
| Package | SOIC-16 wide body with exposed pad (Case 751AG); RθJA = 57°C/W, RθJC = 16°C/W. |
Pinout & Package
NCV8509PDW18G uses a 16-pin SOIC wide-body package with exposed thermal pad (Case 751AG), optimized for automotive PCB layouts requiring robust thermal dissipation and AEC-Q100 compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SLEW (Pin 1) | Output rise-time control | Charged by 6.0 µA internal current source; sets VOUT1/VOUT2 ramp rate via external capacitor to ground. |
| Delay (Pin 2) | RESET timing capacitor node | Sources 6.0 µA to CDelay; determines RESET assertion delay after regulation is achieved. |
| GND (Pin 3) | Common ground reference | Return path for both regulators and internal circuitry; connects to exposed pad for thermal and electrical integrity. |
| RESET (Pin 6) | Active-low reset signal | Dual-drive output asserted when either VOUT1 or VIN1 falls below threshold; valid to 0 V on either rail. |
| VOUT2 (Pin 10) | Core supply output | 1.8 V ±2%, 100 mA; powers MCU core logic with low dropout and load/line regulation ≤50 mV. |
| VIN2 (Pin 12) | VOUT2 input supply | Accepts up to 50 V; dynamically regulated by internal shunt to reduce on-die power dissipation via REX. |
| VIN1 (Pin 13) | VOUT1 and bias input | Primary input (6–18 V); powers VOUT1, internal bias, and provides backup drive for RESET function. |
| VOUT1 (Pin 15) | I/O supply output | 3.3 V ±2%, 115 mA; powers MCU I/O with 400 mV dropout at 100 mA and 10 mV load regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced Power-Up | Guarantees VOUT1 ramps before VOUT2 to protect modern MCU I/O and ESD structures during cold start. |
| Programmable SLEW Rate | Adjustable rise time via CSLEW (e.g., 33 nF → 469 V/s on VOUT1), preventing overshoot and inrush-induced system faults. |
| Dual-Drive RESET | Remains valid down to 0 V on VIN1 or VOUT1-enabling reliable reset assertion during battery dip or fast turn-off events. |
| Power Shunt (REX) | Offloads VOUT2 current via external resistor to reduce on-die thermal stress; supports 100 mA at 6 V VIN1 where conventional LDO would collapse. |
| AEC-Q100 Qualified | Qualified for automotive powertrain and telematics; PPAP-capable with change control and Pb-free packaging (G suffix). |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) Camera Module |
|---|---|
Use Scenario: Dual-rail power for 32-bit MCU (3.3 V I/O, 1.8 V core) in engine bay environment with wide temperature and transient voltage variation. IC Role / Device Role / Timing Role: Sequenced linear regulator providing fault-tolerant power-up, brown-out detection, and thermal protection. Use Value: Prevents I/O latch-up during cold cranking; maintains RESET validity through 0 V battery dips; reduces thermal derating via power shunt. | Use Scenario: Compact camera module requiring low-noise, tightly tracked dual supplies in limited PCB space near heat sources. IC Role / Device Role / Timing Role: Dual LDO with matched tracking (Δ ≤100 mV) and programmable soft-start to avoid image sensor initialization glitches. Use Value: Eliminates need for discrete sequencing logic; enables single CDelay capacitor for synchronized RESET; exposed pad improves thermal margin in sealed housing. |
| Telematics Control Unit (TCU) | Automotive Infotainment Processor Board |
Use Scenario: Always-on TCU with CAN/LIN interfaces requiring ultra-low IQ (<200 µA) during sleep mode and fast wake-up response. IC Role / Device Role / Timing Role: Low-quiescent dual regulator with dual-drive RESET for deterministic wake-up and brown-out recovery. Use Value: 175 µA IQ extends battery life in parking mode; RESET remains active during 12 V battery sag to 5 V, ensuring clean processor restart. | Use Scenario: Multi-core application processor board needing isolated, sequenced 3.3 V and 1.8 V rails with minimal BOM count. IC Role / Device Role / Timing Role: Integrated dual-LDO replacing discrete regulators and sequencing ICs; supports shared input filtering and compact layout. Use Value: Reduces component count by 3+ parts; eliminates external power-good comparators; SLEW control prevents DDR I/O bus contention during boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output sequenced LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7H3301-SP | Rad-hard dual LDO (3.3 V/1.8 V), higher IQ (500 µA), no power shunt, QML-V qualified. | Targeted for space-grade avionics; lacks automotive qualification and thermal shutdown hysteresis. | Select only for radiation-tolerant aerospace designs where AEC-Q100 is irrelevant and higher IQ is acceptable. |
| NCP1117ST33T3G | Single 3.3 V LDO (1 A), no VOUT2, no sequencing, no RESET, no SLEW control. | Requires external 1.8 V regulator and discrete sequencing logic; increases BOM and layout complexity. | Use only if dual-rail integration is unnecessary and cost-per-rail is prioritized over design simplicity and reliability. |
Compared with TPS7H3301-SP and NCP1117ST33T3G, the NCV8509PDW18G uniquely combines automotive qualification, dual-rail sequencing, power shunt efficiency, and 0 V–valid RESET in one SOIC-16 package-making it optimal for cost-sensitive, thermally constrained automotive ECUs and TCUs.
Availability
NCV8509PDW18G is available at Aetrix Electronics and suitable for automotive powertrain control units, telematics modules, and ADAS camera systems requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for NCV8509PDW18G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and IoT applications.
The NCV8509PDW18G belongs to the NCV8509 Series of automotive dual linear regulators, designed specifically to meet stringent sequencing, reliability, and thermal requirements of modern vehicle electronic control units.
FAQ
What output voltages does the NCV8509PDW18G provide?
The NCV8509PDW18G provides fixed 3.3 V ±2% on VOUT1 (Pin 15) for MCU I/O and 1.8 V ±2% on VOUT2 (Pin 10) for MCU core. These values are laser-trimmed at wafer test and guaranteed across −40°C to +125°C junction temperature.
How does the power shunt feature work in the NCV8509PDW18G?
The NCV8509PDW18G uses an internal shunt between VIN1 and VIN2 to route part of VOUT2 current off-chip via external REX. This reduces on-die power dissipation-enabling stable 100 mA output at 6 V VIN1 where conventional LDOs would fail due to thermal overload.
What is the purpose of the SLEW pin on the NCV8509PDW18G?
The SLEW pin (Pin 1) on the NCV8509PDW18G controls the rise time of both outputs during power-up. Charged by a 6.0 µA internal current source, it sets a linear ramp on VOUT1/VOUT2 via external CSLEW-preventing I/O stress and ensuring safe MCU initialization.
Does the NCV8509PDW18G support RESET assertion during full battery disconnect?
Yes-the NCV8509PDW18G features dual-drive RESET that remains valid down to 0 V on either VIN1 or VOUT1. When VOUT1 collapses, VIN1 sustains RESET; when VIN1 drops, VOUT1 sustains RESET-ensuring deterministic reset during extreme brown-out events.
Is the NCV8509PDW18G pin-compatible with other variants in the NCV8509 family?
Yes-all NCV8509 variants (e.g., NCV8509PDW25G, NCV8509PDW26G) share identical SOIC-16 exposed-pad pinout and footprint (Case 751AG). Voltage options differ only in internal trimming; no PCB changes are required when migrating between 3.3 V/1.8 V, 5 V/2.5 V, or 5 V/2.6 V versions.
NCV8509PDW18G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 50V
- Voltage - Output (Min/Fixed):
- 3.3V, 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.6V @ 100mA, -
- Current - Output:
- 115mA, 100mA
- Current - Quiescent (Iq):
- 175 µA
- Current - Supply (Max):
- 10 mA
- PSRR:
- -
- Control Features:
- Reset
- Protection Features:
- Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
NCV8509PDW18G FAQ
1.How can I place an order for NCV8509PDW18G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8509PDW18G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8509PDW18G reliable?
The price and inventory of NCV8509PDW18G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8509PDW18G is usually 5 days.
3.What payment methods are accepted for NCV8509PDW18G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8509PDW18G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8509PDW18G?
NCV8509PDW18G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8509PDW18G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8509PDW18G?
For technical support, including NCV8509PDW18G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8509PDW18G requirements.
6.How does Aetrix verify that NCV8509PDW18G is sourced from the original manufacturer or authorized distributors?
All NCV8509PDW18G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8509PDW18G meets industry standards.
7.What is the process for return or replacement of NCV8509PDW18G?
All NCV8509PDW18G units undergo pre-shipment inspection (PSI). If there is an issue with NCV8509PDW18G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8509PDW18G part is unused and in its original packaging.
Return procedure for NCV8509PDW18G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8509PDW18G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
