My Inquiry
My Account
onsemi NCV8509PDW25R2G
- Part No.:
- NCV8509PDW25R2G
- Manufacturer:
- onsemi
- Package:
- 16-SOIC (0.295", 7.50mm Width) Exposed Pad
- Datasheet:
-
NCV8509PDW25R2G.pdf
- Description:
- IC REG LINEAR 5V/2.5V 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8509PDW25R2G from onsemi is an automotive-grade dual linear voltage regulator with sequenced power-up, delivering 5 V ±2% @ 115 mA (VOUT1) and 2.5 V ±2% @ 100 mA (VOUT2) to protect microcontroller I/O and core logic during startup. It features programmable slew rate control, dual-drive RESET with 0 V validity, thermal shutdown, and a 16-lead SOIC wide-body exposed-pad package (Case 751AG). Used in automotive powertrain and telematics systems.
For engineers reviewing the NCV8509PDW25R2G datasheet, pinout, applications, or equivalent options, key selection criteria include output sequencing integrity, RESET threshold hysteresis (25 mV typ), power shunt capability for thermal optimization, quiescent current (175 µA typ at light load), and AEC-Q100 qualification for under-hood deployment.
Technical Context
The NCV8509PDW25R2G integrates two independent LDO regulators with separate input pins (VIN1 for VOUT1 and internal circuitry; VIN2 for VOUT2), enabling differential input handling and power shunt operation via external REX. Its dual-drive RESET circuit derives valid reset assertion from both VIN1 and VOUT1, ensuring reliable reset down to 0 V on either rail.
Sequencing is enforced by internal timing: VOUT1 ramps first, followed by VOUT2 after a programmable delay set by CDelay. SLEW pin controls rise time via external CSLEW (33 nF typical), yielding 355 V/s slew rate for the 2.5 V output. Thermal shutdown triggers at 150 °C (guaranteed by design).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VOUT1 | 5.0 V ±2% - powers microcontroller I/O with tight regulation across 1–100 mA load range |
| VOUT2 | 2.5 V ±2% - supplies microcontroller core with matched tracking and low dropout |
| IOUT1 / IOUT2 | 115 mA / 100 mA - supports modern MCU dual-rail loads without external boost |
| Quiescent Current | 175 µA typ at 12 V VIN1 - enables low-power always-on automotive modules |
| RESET Threshold Hysteresis | 25 mV typ for 2.5 V option - prevents chatter during brownout recovery |
| Thermal Shutdown | 150 °C (guaranteed by design) - protects die under sustained overload or high ambient |
| Power Shunt Support | REX-based external current routing - reduces on-die dissipation by shifting VOUT2 current path off-chip |
Pinout & Package
Package: 16-lead SOIC wide-body with exposed thermal pad (Case 751AG, PDW suffix), 10.3 mm × 7.5 mm footprint, 1.6 mm height, RoHS-compliant Pb-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SLEW (Pin 1) | Slew rate control input | Accepts external capacitor (CSLEW) to linearly ramp outputs during power-up; sets 355 V/s slew for VOUT2 |
| Delay (Pin 2) | RESET delay timing node | Sources 6 µA to external CDelay capacitor; defines RESET assertion delay after regulation is achieved |
| GND (Pin 3) | Ground reference | Common return for both regulators and internal bias; connects to exposed pad for thermal conduction |
| RESET (Pin 6) | Active-low reset output | Dual-drive open-drain signal valid down to 0 V on VIN1 or VOUT1; asserts when either output falls below 96.5% of nominal |
| VOUT2 (Pin 10) | Core supply output | Delivers 2.5 V ±2% @ 100 mA; designed for low-noise MCU core logic with tight load/line regulation |
| VIN2 (Pin 12) | VOUT2 input supply | Accepts up to 50 V; used with REX to enable power shunt mode and reduce on-die thermal stress |
| VIN1 (Pin 13) | VOUT1 + internal bias input | Supplies 5 V regulator and internal circuitry; withstands 50 V transient; powers RESET during VOUT1 collapse |
| VOUT1 (Pin 15) | I/O supply output | Delivers 5 V ±2% @ 115 mA; tracks VOUT2 within 100 mV delta for safe MCU interface sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Power-Up Sequence | VOUT1 powers first; VOUT2 follows after user-defined delay - prevents I/O latch-up during MCU core initialization |
| Dual-Drive RESET Validity | Remains asserted even if VOUT1 drops to 0 V (powered by VIN1) or VIN1 drops to 0 V (powered by VOUT1) - ensures fail-safe reset in fault conditions |
| Power Shunt Architecture | Offloads VOUT2 current via external REX resistor - reduces on-die power dissipation by up to 1.07 W at 18 V input/100 mA load |
| Programmable SLEW Rate Control | Linear ramp control via CSLEW capacitor - eliminates overshoot and EMI during startup; 33 nF yields 355 V/s for 2.5 V output |
| AEC-Q100 Qualified | Qualified to Grade 1 (−40 °C to +125 °C junction) with PPAP capability - meets automotive functional safety requirements for powertrain and telematics |
Applications
| Engine Control Unit (ECU) | Infotainment Head Unit |
|---|---|
Use Scenario: Dual-rail power for 32-bit ARM-based MCU managing fuel injection, ignition timing, and CAN communication. IC Role / Device Role / Timing Role: Sequenced regulator providing 5 V I/O and 2.5 V core with synchronized startup and fault-tolerant RESET. Use Value: Prevents I/O corruption during cold cranking transients; thermal shutdown avoids die damage in under-hood 125 °C ambient. | Use Scenario: Power management for multimedia SoC with separate I/O and core domains in dashboard display system. IC Role / Device Role / Timing Role: Dual-output LDO with programmable slew and delay to meet SoC power sequencing spec (VDDIO before VDDCORE). Use Value: Eliminates need for discrete sequencing ICs; power shunt extends lifetime by reducing on-die temperature rise by >20 °C at full load. |
| Telematics Control Unit (TCU) | Advanced Driver Assistance System (ADAS) Camera Module |
Use Scenario: Powering LTE modem, GNSS receiver, and microcontroller in vehicle-to-cloud connectivity module. IC Role / Device Role / Timing Role: Automotive-grade dual regulator supplying 5 V USB PHY and 2.5 V baseband processor with robust RESET under battery dip. Use Value: Dual-drive RESET maintains communication integrity during 6 V start-stop events; AEC-Q100 ensures 15-year field reliability. | Use Scenario: Compact camera ECU requiring low-noise, sequenced power for image sensor and ISP in ADAS front-facing camera. IC Role / Device Role / Timing Role: Low-quiescent dual LDO delivering 5 V analog front-end and 2.5 V digital core with <100 mV tracking error. Use Value: 175 µA IQ enables always-on wake-on-motion; exposed pad package improves thermal performance in sealed housing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual sequenced LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV8509PDW26R2G | Same package and pinout; VOUT2 = 2.6 V ±2% instead of 2.5 V | Used where MCU core requires 2.6 V (e.g., certain Infineon Tricore variants) | Select when exact 2.6 V core voltage is mandated; otherwise NCV8509PDW25R2G provides tighter match to common 2.5 V cores |
| NCV8509PDW18R2G | Same package and pinout; VOUT1/VOUT2 = 3.3 V/1.8 V ±2% | Targets newer low-voltage MCUs (e.g., NXP S32K series) requiring 1.8 V core | Choose for next-gen automotive MCUs with 1.8 V core rails; not suitable for legacy 2.5 V designs |
Compared with NCV8509PDW26R2G and NCV8509PDW18R2G, the NCV8509PDW25R2G uniquely satisfies 2.5 V core voltage requirements while maintaining identical sequencing, RESET, and thermal behavior - making it the optimal choice for STMicroelectronics SPC5xx and Renesas RH850F1L-based platforms.
Availability
NCV8509PDW25R2G is available at Aetrix Electronics and suitable for automotive powertrain control, telematics gateway modules, and ADAS camera ECUs requiring stable component supply, AEC-Q100 compliance, and long-term production continuity.
Supply support for NCV8509PDW25R2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in automotive, industrial, cloud, and IoT markets.
The NCV8509PDW25R2G belongs to the NCV8509 Series of sequenced dual LDOs, engineered specifically for automotive microcontroller power integrity - addressing I/O/core sequencing, ESD-safe startup, and thermal resilience in harsh under-hood environments.
FAQ
What is the output voltage configuration of the NCV8509PDW25R2G?
The NCV8509PDW25R2G delivers fixed 5.0 V ±2% on VOUT1 (Pin 15) for microcontroller I/O and fixed 2.5 V ±2% on VOUT2 (Pin 10) for the core. These values are laser-trimmed at wafer test and do not require external feedback resistors. The "25" in the part number explicitly denotes the 5 V/2.5 V variant per onsemi's marking convention.
Does the NCV8509PDW25R2G support power shunt functionality, and how is it implemented?
Yes, the NCV8509PDW25R2G supports power shunt via VIN2 (Pin 12) and external resistor REX. When REX is connected between VIN1 and VIN2, the IC routes a portion of VOUT2 current off-chip, reducing on-die power dissipation. For a 100 mA VOUT2 load at 18 V input, this can lower die temperature rise by over 20 °C compared to non-shunt operation.
What is the minimum operating temperature range for the NCV8509PDW25R2G?
The NCV8509PDW25R2G is qualified for operation from −40 °C to +125 °C junction temperature (AEC-Q100 Grade 1). This range is validated across all electrical parameters including output voltage accuracy, RESET threshold, and quiescent current - making it suitable for engine compartment and transmission control applications.
How does the dual-drive RESET function work in the NCV8509PDW25R2G?
The dual-drive RESET in the NCV8509PDW25R2G remains active even if VOUT1 collapses to 0 V (powered by VIN1) or VIN1 drops to 0 V (powered by VOUT1). This cross-powered architecture ensures reset validity during battery disconnect, cold crank, or regulator fault - a critical feature for ISO 26262 ASIL-B compliant systems.
Can the NCV8509PDW25R2G be used without the external SLEW and Delay capacitors?
No - the NCV8509PDW25R2G requires external capacitors on SLEW (Pin 1) and Delay (Pin 2) to function correctly. Omitting CSLEW disables soft-start and risks output overshoot; omitting CDelay causes immediate RESET assertion on power-up. Typical values are 33 nF for both, as specified in Figure 1 and Table 1 of the datasheet.
NCV8509PDW25R2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 50V
- Voltage - Output (Min/Fixed):
- 5V, 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.6V @ 100mA, -
- Current - Output:
- 115mA, 100mA
- Current - Quiescent (Iq):
- 175 µA
- Current - Supply (Max):
- 10 mA
- PSRR:
- -
- Control Features:
- Reset
- Protection Features:
- Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
NCV8509PDW25R2G FAQ
1.How can I place an order for NCV8509PDW25R2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8509PDW25R2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8509PDW25R2G reliable?
The price and inventory of NCV8509PDW25R2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8509PDW25R2G is usually 5 days.
3.What payment methods are accepted for NCV8509PDW25R2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8509PDW25R2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8509PDW25R2G?
NCV8509PDW25R2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8509PDW25R2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8509PDW25R2G?
For technical support, including NCV8509PDW25R2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8509PDW25R2G requirements.
6.How does Aetrix verify that NCV8509PDW25R2G is sourced from the original manufacturer or authorized distributors?
All NCV8509PDW25R2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8509PDW25R2G meets industry standards.
7.What is the process for return or replacement of NCV8509PDW25R2G?
All NCV8509PDW25R2G units undergo pre-shipment inspection (PSI). If there is an issue with NCV8509PDW25R2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8509PDW25R2G part is unused and in its original packaging.
Return procedure for NCV8509PDW25R2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8509PDW25R2G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
