Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCV8570BMN300R2G

Name: NCV8570BMN300R2G
Brand: onsemi
SKU: NCV8570BMN300R2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCV8570BMN300R2G

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-VDFN Exposed Pad

Datasheet:: NCV8570BMN300R2G.pdf

Description:: IC REG LINEAR 3V 200MA 6DFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,982

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCV8570BMN300R2G from onsemi is an automotive-grade, 200 mA ultra-low-noise LDO voltage regulator with 3.0 V fixed output, 10 µV_RMS noise (typ. @ 1.8 V, 10 Hz–100 kHz), 82 dB PSRR at 1 kHz, and 110 mV dropout at 200 mA. It features active discharge, enable control, thermal shutdown, and AEC-Q100 qualification - designed for RF, camera, and GPS modules in ADAS and infotainment systems.

For engineers reviewing the NCV8570BMN300R2G datasheet, pinout, applications, or equivalent options, key selection criteria include low-noise performance under dynamic load, stability with 1 µF ceramic output capacitors, DFN6 package thermal resistance (38 °C/W junction-to-case), and compatibility with 10 nF–100 nF noise-bypass capacitance for noise optimization.

Technical Context

The NCV8570BMN300R2G employs a PMOS pass transistor architecture enabling ultra-low ground current (75 µA typ. @ 200 mA) and reverse-current blocking. Its BYP pin provides direct access to the bandgap reference node, allowing external 10–100 nF capacitors to suppress internal noise sources and achieve sub-10 µV_RMS output noise.

It integrates logic-level enable (EN) with 0.4–1.2 V threshold, internal 5 MΩ pull-down, and active discharge circuitry (1 kΩ path to GND) for rapid V_OUT decay. Thermal shutdown activates at 150 °C (trip) / 135 °C (reset), and current limiting engages at 310 mA (typ.) with short-circuit protection sustaining indefinite fault duration.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 3.0 V ±2.5% - ensures stable supply for 3.0 V logic rails without external feedback components.
Max Output Current	200 mA continuous - supports power delivery to multiple low-power analog/RF blocks (e.g., GPS front-end, image sensor bias).
Output Noise	10 µV_RMS (typ., 10 Hz–100 kHz, V_OUT = 1.8 V, C_noise = 10 nF) - enables clean power for sensitive RF receivers and high-resolution ADCs.
PSRR	82 dB (typ. @ 1 kHz) - rejects ripple from noisy switching supplies upstream, critical in mixed-signal automotive domains.
Dropout Voltage	110 mV (typ. @ I_OUT = 200 mA, V_OUT = 3.0 V) - allows operation from 3.11 V input, supporting wide battery voltage range (e.g., 3.2–5.5 V).
Quiescent Current	75 µA (typ. @ 200 mA) - minimizes standby power loss in always-on vehicle subsystems like lane-change detection cameras.
Enable Threshold	0.4 V (max. low), 1.2 V (min. high) - compatible with standard 3.3 V or 1.8 V GPIOs for precise system-level power sequencing.

Pinout & Package

NCV8570BMN300R2G is housed in a thermally enhanced 2 mm × 2.2 mm DFN6 package (Case 506BA) with exposed pad (EPAD) fused to GND for low thermal resistance (38 °C/W junction-to-case). Pin 1 is EN; Pins 2 and 5 plus EPAD are internally connected GND; Pin 3 is IN; Pin 4 is BYP; Pin 6 is OUT.

Pin/Terminal	Circuit Role	Design Meaning
1 (EN)	Logic Enable Input	Active-high control: <0.4 V disables regulator (sleep mode, <1 µA I_Q); >1.2 V enables; internal 5 MΩ pull-down ensures safe default-off state.
2, 5, EPAD (GND)	Power Ground	Common return path for input, output, and BYP circuits; EPAD must be soldered to PCB ground plane for thermal and EMI performance.
3 (IN)	Input Supply	Accepts 2.5–5.5 V DC; requires ≥1 µF ceramic capacitor to GND for stability and line transient suppression.
4 (BYP)	Noise Reduction Node	Connects to bandgap reference; 10–100 nF capacitor to GND reduces output noise by filtering dominant internal noise source.
6 (OUT)	Regulated Output	Delivers 3.0 V ±2.5% at up to 200 mA; stable with ≥1 µF X5R/X7R ceramic capacitor; active discharge pulls V_OUT to GND when EN = low.

Key Features

Feature	Design Value
Ultra-Low Output Noise	10 µV_RMS (10 Hz–100 kHz) with 10 nF BYP cap - meets stringent noise requirements of GNSS RF front-ends and high-speed image sensors.
High PSRR at Audio/RF Frequencies	82 dB @ 1 kHz, >63 dB @ 10 kHz - suppresses switching noise from DC-DC converters powering adjacent digital ICs.
Stable with Minimal Output Capacitance	Works reliably with 1 µF ceramic output capacitor - reduces BOM count and PCB area vs. legacy LDOs requiring ≥10 µF.
Fast Active Discharge	Discharges C_OUT via 1 kΩ internal path - achieves <10 ms V_OUT decay (e.g., 10 µF → 0.1 V), enabling safe multi-rail sequencing in ADAS ECUs.
AEC-Q100 Qualified	Grade 1 (−40 °C to +125 °C ambient), PPAP-capable - certified for safety-critical automotive applications including rear-view cameras and radar modules.

Applications

ADAS Camera Power	GNSS Receiver Supply
Use Scenario: Powers image sensor and ISP in rear-view or surround-view camera modules operating in automotive temperature range. IC Role / Device Role / Timing Role: Provides ultra-low-noise 3.0 V bias to analog pixel array and column ADC, minimizing fixed-pattern noise and quantization error. Use Value: 10 µV_RMS noise and 82 dB PSRR prevent switching artifacts from DC-DC converters from degrading SNR in 12-bit+ image capture.	Use Scenario: Supplies LNA, mixer, and baseband ICs in GPS/Galileo/GLONASS receivers embedded in telematics units. IC Role / Device Role / Timing Role: Delivers clean 3.0 V rail isolated from engine-bay EMI and battery ripple, preserving carrier-phase tracking accuracy. Use Value: Sub-10 µV_RMS noise ensures <1 mm pseudorange error drift under dynamic signal conditions, meeting automotive RTK requirements.
Infotainment Audio Codec	Automotive Radar Bias
Use Scenario: Powers DAC, headphone amplifier, and microphone preamp in head-unit audio subsystems. IC Role / Device Role / Timing Role: Low-noise 3.0 V supply eliminates audible hiss and improves THD+N in analog audio paths. Use Value: 10 µV_RMS noise translates to >105 dB SNR in 24-bit audio codecs, exceeding premium infotainment specifications.	Use Scenario: Supplies bias voltage to 77 GHz radar transceiver MMICs in front-corner radar modules. IC Role / Device Role / Timing Role: Regulates 3.0 V for RF amplifiers and phase shifters while rejecting noise from CAN/LIN bus switching transients. Use Value: 82 dB PSRR at 1 kHz prevents spurious emissions from digital control signals from corrupting radar chirp linearity.

ADAS Camera Power

GNSS Receiver Supply

Use Scenario: Powers image sensor and ISP in rear-view or surround-view camera modules operating in automotive temperature range.

IC Role / Device Role / Timing Role: Provides ultra-low-noise 3.0 V bias to analog pixel array and column ADC, minimizing fixed-pattern noise and quantization error.

Use Value: 10 µV_RMS noise and 82 dB PSRR prevent switching artifacts from DC-DC converters from degrading SNR in 12-bit+ image capture.

Use Scenario: Supplies LNA, mixer, and baseband ICs in GPS/Galileo/GLONASS receivers embedded in telematics units.

IC Role / Device Role / Timing Role: Delivers clean 3.0 V rail isolated from engine-bay EMI and battery ripple, preserving carrier-phase tracking accuracy.

Use Value: Sub-10 µV_RMS noise ensures <1 mm pseudorange error drift under dynamic signal conditions, meeting automotive RTK requirements.

Infotainment Audio Codec

Automotive Radar Bias

Use Scenario: Powers DAC, headphone amplifier, and microphone preamp in head-unit audio subsystems.

IC Role / Device Role / Timing Role: Low-noise 3.0 V supply eliminates audible hiss and improves THD+N in analog audio paths.

Use Value: 10 µV_RMS noise translates to >105 dB SNR in 24-bit audio codecs, exceeding premium infotainment specifications.

Use Scenario: Supplies bias voltage to 77 GHz radar transceiver MMICs in front-corner radar modules.

IC Role / Device Role / Timing Role: Regulates 3.0 V for RF amplifiers and phase shifters while rejecting noise from CAN/LIN bus switching transients.

Use Value: 82 dB PSRR at 1 kHz prevents spurious emissions from digital control signals from corrupting radar chirp linearity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LDO regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS7A2030PDQNR	300 mA output, 6.5 µV_RMS noise (10 Hz–100 kHz), but not AEC-Q100 qualified; 0.8 V minimum input voltage.	Targeted at industrial/portable consumer designs; lacks automotive qualification and extended temperature support.	Select only for non-automotive applications where lower noise and higher current are prioritized over qualification and thermal robustness.
NCP1117ST30T3G	800 mA output, 42 µV_RMS noise, TO-220/SOT-223 package; no BYP pin or active discharge; PSRR = 60 dB @ 1 kHz.	General-purpose automotive use (AEC-Q100 Grade 3); suited for less noise-sensitive MCU cores or peripherals.	Choose when cost and current drive outweigh noise/PSRR requirements; avoid in RF/analog signal chains due to higher noise and lower PSRR.

Compared with TPS7A2030PDQNR and NCP1117ST30T3G, the NCV8570BMN300R2G uniquely combines AEC-Q100 Grade 1 qualification, 10 µV_RMS noise, and active discharge in a 2×2.2 mm DFN - making it the only option qualified for safety-critical, noise-sensitive automotive analog rails.

Availability

NCV8570BMN300R2G is available at Aetrix Electronics and suitable for ADAS camera modules, GNSS receivers, and infotainment audio subsystems requiring stable component supply across automotive production lifecycles.

Supply support for NCV8570BMN300R2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor leader delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications, with emphasis on functional safety and reliability.

The NCV8570B series is part of onsemi's automotive power management portfolio, engineered specifically for noise-sensitive analog and RF subsystems in ADAS, infotainment, and telematics - emphasizing ultra-low noise, high PSRR, and AEC-Q100 compliance.

FAQ

What is the maximum input voltage rating for the NCV8570BMN300R2G?

The NCV8570BMN300R2G has an absolute maximum input voltage rating of 6 V. Operation above this level risks permanent damage. For reliable long-term use, the recommended input voltage range is 2.5 V to 5.5 V, ensuring proper regulation and dropout margin for the 3.0 V output.

Does the NCV8570BMN300R2G require an external capacitor on the BYP pin, and what value is recommended?

Yes, the NCV8570BMN300R2G requires a capacitor on the BYP pin to achieve specified noise performance. The datasheet recommends 10 nF to 100 nF ceramic capacitors. A 10 nF value yields ~10 µV_RMS noise and fast turn-on (~0.4 ms); 100 nF reduces noise further (<9.5 µV_RMS) but increases turn-on time to ~4.0 ms.

How does the active discharge function operate in the NCV8570BMN300R2G?

When the EN pin is pulled low, the NCV8570BMN300R2G activates an internal 1 kΩ discharge path between OUT and GND. This rapidly discharges the output capacitor - for example, reducing 3.0 V across 10 µF to <0.1 V in under 10 ms - enabling safe, controlled power-down in multi-rail automotive systems.

Is the NCV8570BMN300R2G pin-compatible with other variants in the NCV8570B family?

Yes, all NCV8570B variants in the DFN6 package (including NCV8570BMN300R2G, NCV8570BMN280R2G, and NCV8570BMN330R2G) share identical pinout, footprint, and thermal characteristics. Only the output voltage differs - simplifying design reuse across 1.8 V, 2.5 V, 2.8 V, 3.0 V, and 3.3 V configurations.

What thermal derating applies to the NCV8570BMN300R2G at elevated ambient temperatures?

The NCV8570BMN300R2G is rated for operation up to +125 °C junction temperature. With its DFN6 package (R_JA = 110 °C/W on 1 oz FR4), continuous 200 mA output is sustainable up to ~85 °C ambient on standard PCB layout. Above that, output current must be reduced per the thermal curves in Figure 7–9 of the datasheet to maintain T_J ≤ 125 °C.

NCV8570BMN300R2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 6-VDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 3V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.19V @ 200mA

Current - Output:: 200mA

Current - Quiescent (Iq):: 110 µA

Current - Supply (Max):: 130 µA

PSRR:: 82dB ~ 63dB (1kHz ~ 10kHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature

Operating Temperature:: -40°C ~ 125°C

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 6-DFN (2x2.2)

NCV8570BMN300R2G FAQ

1.How can I place an order for NCV8570BMN300R2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NCV8570BMN300R2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCV8570BMN300R2G reliable?

The price and inventory of NCV8570BMN300R2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8570BMN300R2G is usually 5 days.

3.What payment methods are accepted for NCV8570BMN300R2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8570BMN300R2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCV8570BMN300R2G?

NCV8570BMN300R2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCV8570BMN300R2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCV8570BMN300R2G?

For technical support, including NCV8570BMN300R2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8570BMN300R2G requirements.

6.How does Aetrix verify that NCV8570BMN300R2G is sourced from the original manufacturer or authorized distributors?

All NCV8570BMN300R2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8570BMN300R2G meets industry standards.

7.What is the process for return or replacement of NCV8570BMN300R2G?

All NCV8570BMN300R2G units undergo pre-shipment inspection (PSI). If there is an issue with NCV8570BMN300R2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCV8570BMN300R2G part is unused and in its original packaging.

Return procedure for NCV8570BMN300R2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…