Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

onsemi NCV8720BMT125TBG

Name: NCV8720BMT125TBG
Brand: onsemi
SKU: NCV8720BMT125TBG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NCV8720BMT125TBG

Manufacturer:: onsemi

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 6-WDFN Exposed Pad

Datasheet:: NCV8720BMT125TBG.pdf

Description:: IC REG LINEAR 1.25V 350MA 6WDFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,095

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NCV8720BMT125TBG from onsemi is a 350 mA very low dropout (VLDO) linear regulator with dual-rail NMOS architecture, fixed 1.25 V output, ±2% accuracy over −40 °C to +125 °C, 110 mV typical dropout at full load, and separate VBIAS supply for ultra-low bias current (80 µA typ). It serves as a post-regulator in FPGA/DSP power domains where noise sensitivity, space constraints, and automotive-grade reliability are critical.

For engineers reviewing the NCV8720BMT125TBG datasheet, pinout, applications, or equivalent options, key selection criteria include its 1.25 V fixed output, WDFN6 wettable flank package, dual-input (VIN/VBIAS) dropout behavior, AEC-Q100 Grade 1 qualification, and compatibility with 2.2 µF ceramic output capacitors.

Technical Context

The NCV8720BMT125TBG implements an NMOS pass transistor architecture powered by independent VIN and VBIAS rails-enabling ultra-low dropout (110 mV at 350 mA) while isolating control circuitry from noisy input paths. Its internal reference and error amplifier operate from VBIAS, decoupling regulation stability from VIN fluctuations.

It integrates soft-start with monotonic VOUT rise, undervoltage lockout on VBIAS (1.6 V threshold), thermal shutdown (+160 °C trip), and current limiting (420–1000 mA). The enable pin features hysteresis and supports direct tie-to-VIN/VBIAS when unused.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.25 V - factory-programmed; eliminates external feedback network and reduces BOM count.
Max Output Current	350 mA continuous - sufficient for core logic rails of mid-tier FPGAs and DSPs without thermal derating under typical PCB layout.
VIN Dropout Voltage	110 mV typical at 350 mA - enables operation with VIN as low as 1.36 V, critical for battery-powered systems near end-of-discharge.
VBIAS Dropout Voltage	1.15 V min - requires VBIAS ≥ 2.4 V; separates bias rail design from main input, improving PSRR and noise immunity.
Output Accuracy	±2% over −40 °C to +125 °C - meets automotive Grade 1 requirements for engine bay or ADAS ECU point-of-load regulation.
PSRR (VIN)	65 dB at 1 kHz - suppresses switching noise from upstream DC/DC converters in post-regulation applications.
Output Noise	40 µV_RMS (10 Hz–100 kHz) - suitable for analog-sensitive loads like camera sensor I/O or ADC reference buffers.
Shutdown Current	0.5 µA typical - enables microamp-level system sleep states in always-on automotive modules.

Pinout & Package

NCV8720BMT125TBG is housed in a thermally enhanced WDFN6 2 mm × 2 mm package (Case 511BR) with wettable flanks for automated optical inspection. The exposed thermal pad must be soldered to the PCB ground plane to achieve R_JA = 65 °C/W.

Pin/Terminal	Circuit Role	Design Meaning
1 - OUT	Regulated output voltage node	Delivers stable 1.25 V to load; connects directly to output capacitor and load without series impedance.
2 - N/C	No internal connection	Unbonded pin; must remain unconnected on PCB to avoid parasitic coupling or mechanical stress.
3 - EN	Enable control input	Active-high logic; drives high (>1.1 V) to enable regulation, low (<0.4 V) to enter 0.5 µA shutdown mode.
4 - BIAS	Bias supply input for internal circuitry	Powers reference, error amp, and control logic; must be ≥2.4 V and ≥(VOUT + 1.4 V); monitored by UVLO.
5 - GND	Analog/digital ground reference	Common return for IN, BIAS, EN, and OUT; ties to thermal pad for optimal thermal and noise performance.
6 - IN	Main input voltage supply	Provides power to NMOS pass element; operates from 0.8 V to 5.5 V; dropout defined relative to OUT.

Key Features

Feature	Design Value
Dual-rail NMOS architecture	Enables independent optimization of VIN path (low-noise post-regulation) and VBIAS path (stable reference), reducing sensitivity to input ripple.
Built-in soft-start	Monotonic VOUT rise limits inrush current to ≤100 mA + I_LOAD, preventing undershoot on shared supply rails during power-up.
Stable with 2.2 µF ceramic capacitor	Eliminates need for large tantalum or electrolytic output caps; supports compact, high-reliability layouts in space-constrained modules.
AEC-Q100 Grade 1 qualified	Validated for −40 °C to +125 °C ambient operation with PPAP capability - suitable for front-end ADAS cameras and infotainment SoC rails.
Ultra-low bias current	80 µA typical I_BIAS across load and temperature - minimizes quiescent loss in battery-backed subsystems such as telematics wake-up circuits.

Applications

Automotive ADAS Camera Power	FPGA Core Rail Post-Regulation
Use Scenario: Powering image sensor and ISP core in a forward-facing ADAS camera module operating in engine compartment temperature extremes. IC Role / Device Role / Timing Role: Point-of-load regulator delivering clean 1.25 V to FPGA fabric or ASIC logic block after primary buck conversion. Use Value: ±2% output accuracy and 40 µV_RMS noise ensure consistent timing margins and low bit-error rates in high-speed MIPI interfaces.	Use Scenario: Providing tightly regulated 1.25 V to the core logic of a Xilinx Artix-7 FPGA in an industrial motor controller. IC Role / Device Role / Timing Role: Secondary LDO stabilizing buck converter output to meet FPGA core voltage tolerance and transient response specs. Use Value: 110 mV dropout allows operation down to 1.36 V VIN, extending runtime during brownout conditions without compromising logic integrity.
Automotive Infotainment SoC I/O	Industrial PLC Digital I/O Module
Use Scenario: Supplying 1.25 V to the I/O bank of a Qualcomm SA8155P SoC in a head-unit with strict EMC and thermal constraints. IC Role / Device Role / Timing Role: Low-noise bias rail for high-speed SerDes and DDR interface termination. Use Value: 65 dB PSRR at 1 kHz suppresses switching noise from adjacent PMIC rails, preventing jitter-induced data corruption.	Use Scenario: Regulating power for isolated digital input/output ASICs in a DIN-rail mounted PLC with wide ambient temperature swings. IC Role / Device Role / Timing Role: Grade 1-compliant local regulator enabling long-term field reliability without derating. Use Value: Shutdown current of 0.5 µA supports energy harvesting or supercapacitor backup modes in maintenance-free deployments.

Automotive ADAS Camera Power

FPGA Core Rail Post-Regulation

Use Scenario: Powering image sensor and ISP core in a forward-facing ADAS camera module operating in engine compartment temperature extremes.

IC Role / Device Role / Timing Role: Point-of-load regulator delivering clean 1.25 V to FPGA fabric or ASIC logic block after primary buck conversion.

Use Value: ±2% output accuracy and 40 µV_RMS noise ensure consistent timing margins and low bit-error rates in high-speed MIPI interfaces.

Use Scenario: Providing tightly regulated 1.25 V to the core logic of a Xilinx Artix-7 FPGA in an industrial motor controller.

IC Role / Device Role / Timing Role: Secondary LDO stabilizing buck converter output to meet FPGA core voltage tolerance and transient response specs.

Use Value: 110 mV dropout allows operation down to 1.36 V VIN, extending runtime during brownout conditions without compromising logic integrity.

Automotive Infotainment SoC I/O

Industrial PLC Digital I/O Module

Use Scenario: Supplying 1.25 V to the I/O bank of a Qualcomm SA8155P SoC in a head-unit with strict EMC and thermal constraints.

IC Role / Device Role / Timing Role: Low-noise bias rail for high-speed SerDes and DDR interface termination.

Use Value: 65 dB PSRR at 1 kHz suppresses switching noise from adjacent PMIC rails, preventing jitter-induced data corruption.

Use Scenario: Regulating power for isolated digital input/output ASICs in a DIN-rail mounted PLC with wide ambient temperature swings.

IC Role / Device Role / Timing Role: Grade 1-compliant local regulator enabling long-term field reliability without derating.

Use Value: Shutdown current of 0.5 µA supports energy harvesting or supercapacitor backup modes in maintenance-free deployments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar low-dropout linear regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS7A05125PDBVR	Single-rail PMOS LDO; 200 mA max; no VBIAS pin; 170 mV dropout at 200 mA	Lacks dual-rail architecture and automotive qualification; not AEC-Q100 rated	Use only in non-automotive consumer applications where VBIAS separation and Grade 1 temp range are unnecessary.
NCP1117ST125T3G	Single-rail PNP-based LDO; 1 A max; 1.2 V dropout at 800 mA; no enable or soft-start	Higher dropout, no shutdown mode, no wettable flank package, not AEC-Q100 qualified	Acceptable for cost-sensitive industrial boards where thermal margin is ample and automotive compliance is not required.

Compared with TPS7A05125PDBVR and NCP1117ST125T3G, the NCV8720BMT125TBG uniquely delivers dual-rail operation, AEC-Q100 Grade 1 qualification, 0.5 µA shutdown, and wettable flank packaging-making it the only option among the three validated for safety-critical automotive point-of-load use.

Availability

NCV8720BMT125TBG is available at Aetrix Electronics and suitable for automotive ADAS camera modules, FPGA core power supplies, and industrial PLC I/O regulation requiring stable component supply, long-lifecycle support, and AEC-Q100 compliance.

Supply support for NCV8720BMT125TBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications with emphasis on functional safety and sustainability.

The NCV8720BMT125TBG belongs to onsemi's automotive-grade linear regulator product line, engineered specifically for noise-sensitive, space-constrained point-of-load applications in vehicles-including ADAS, infotainment, and body electronics-where dual-rail architecture and Grade 1 thermal robustness are mandatory.

FAQ

What is the nominal output voltage of the NCV8720BMT125TBG?

The NCV8720BMT125TBG has a factory-programmed fixed output voltage of 1.25 V. This value is laser-trimmed during production and specified with ±2% accuracy over the full −40 °C to +125 °C operating temperature range. It does not support adjustable output via external resistors.

Does the NCV8720BMT125TBG require an external bias supply, and what are its requirements?

Yes, the NCV8720BMT125TBG requires a dedicated VBIAS supply connected to Pin 4. VBIAS must be between 2.4 V and 5.5 V, and at least 1.4 V above the 1.25 V output (i.e., ≥2.65 V minimum). It powers all internal control circuitry and is monitored by an undervoltage lockout circuit with 1.6 V activation threshold.

What package type and mounting requirements apply to the NCV8720BMT125TBG?

The NCV8720BMT125TBG uses the WDFN6 2 mm × 2 mm package (Case 511BR) with wettable flanks. Its exposed thermal pad must be soldered to a solid PCB ground plane to achieve the specified R_JA of 65 °C/W. No thermal vias are required, but pad connectivity is mandatory for thermal and electrical performance.

Can the NCV8720BMT125TBG be used without connecting the EN pin?

Yes-the EN pin (Pin 3) may be left unconnected only if tied directly to VIN or VBIAS via a low-impedance path. Floating EN is not allowed. When tied high, the NCV8720BMT125TBG operates normally; when pulled below 0.4 V, it enters shutdown with 0.5 µA typical ground current. Hysteresis prevents chatter near the 1.1 V enable threshold.

Is the NCV8720BMT125TBG still in active production, and what is its lifecycle status?

Per onsemi's February 2026 datasheet revision, NCV8720BMT125TBG is marked as discontinued in the official ordering table. However, Aetrix Electronics maintains active inventory and supply chain support for this part, including traceable sourcing and lifecycle coordination, to serve legacy automotive and industrial designs requiring continued availability.

NCV8720BMT125TBG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 6-WDFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Active

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1.25V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.2V @ 350mA

Current - Output:: 350mA

Current - Quiescent (Iq):: -

Current - Supply (Max):: -

PSRR:: 52dB ~ 25dB (10Hz ~ 1MHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature, Under Voltage Lockout (UVLO)

Operating Temperature:: -40°C ~ 125°C (TA)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 6-WDFN (2x2)

NCV8720BMT125TBG FAQ

1.How can I place an order for NCV8720BMT125TBG through Aetrix?

Please submit a Request for Quotation (RFQ) for NCV8720BMT125TBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NCV8720BMT125TBG reliable?

The price and inventory of NCV8720BMT125TBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8720BMT125TBG is usually 5 days.

3.What payment methods are accepted for NCV8720BMT125TBG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8720BMT125TBG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NCV8720BMT125TBG?

NCV8720BMT125TBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NCV8720BMT125TBG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NCV8720BMT125TBG?

For technical support, including NCV8720BMT125TBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8720BMT125TBG requirements.

6.How does Aetrix verify that NCV8720BMT125TBG is sourced from the original manufacturer or authorized distributors?

All NCV8720BMT125TBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8720BMT125TBG meets industry standards.

7.What is the process for return or replacement of NCV8720BMT125TBG?

All NCV8720BMT125TBG units undergo pre-shipment inspection (PSI). If there is an issue with NCV8720BMT125TBG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NCV8720BMT125TBG part is unused and in its original packaging.

Return procedure for NCV8720BMT125TBG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…