onsemi NCV8720BMT130TBG
- Part No.:
- NCV8720BMT130TBG
- Manufacturer:
- onsemi
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
NCV8720BMT130TBG.pdf
- Description:
- IC REG LINEAR 1.3V 350MA 6WDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,780
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8720BMT130TBG from onsemi is an automotive-grade 350 mA very low dropout (VLDO) linear regulator with dual-rail NMOS architecture, fixed 1.30 V output, ±2% accuracy over −40 °C to +125 °C, 110 mV typical dropout at full load, and ultra-low bias current (80 µA typ). It delivers stable, low-noise power for FPGA core rails and camera sensor supplies in space-constrained automotive modules.
For engineers reviewing the NCV8720BMT130TBG datasheet, pinout, applications, or equivalent options, key selection criteria include its dual-input (VIN/VBIAS) operation, wettable-flank WDFN6 package, AEC-Q100 Grade 1 qualification, and compatibility with 2.2 µF ceramic output capacitors without external compensation.
Technical Context
The NCV8720BMT130TBG uses an NMOS pass transistor powered by a dedicated VBIAS rail (2.4–5.5 V), decoupling control circuitry from input supply noise and enabling stable regulation even when VIN approaches VOUT. Its separate bias path achieves high PSRR (>65 dB at 1 kHz for VBIAS) and eliminates dependency on VIN for internal logic.
It integrates soft-start with monotonic VOUT rise, undervoltage lockout (UVLO = 1.6 V on VBIAS), thermal shutdown (+160 °C trip), and current limiting (420–1000 mA). Enable logic features hysteresis and supports direct tie-to-VIN/VBIAS if unused.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.30 V - factory-programmed; no external feedback required. |
| Max Output Current | 350 mA continuous - supports FPGA I/O banks and image sensor analog rails. |
| VIN Dropout | 110 mV typ @ 350 mA - enables operation down to VIN = 1.41 V for 1.30 V output. |
| VBIAS Dropout | 1.15 V min - requires VBIAS ≥ 2.45 V to maintain regulation. |
| Accuracy | ±2% over −40 °C to +125 °C - meets automotive ASIL-B functional safety margin requirements. |
| PSRR (VBIAS) | 70 dB @ 1 kHz - suppresses noise from shared bias rails in multi-rail systems. |
| Output Noise | 40 µVRMS (10 Hz–100 kHz) - suitable for noise-sensitive analog sensor front-ends. |
| Shutdown Current | 0.5 µA typ - enables deep-sleep modes in always-on automotive ECUs. |
Pinout & Package
NCV8720BMT130TBG is housed in a thermally enhanced WDFN6 2 mm × 2 mm package (Case 511BR) with wettable flanks for automated optical inspection. The exposed thermal pad must be soldered to PCB ground plane for optimal thermal performance (RJA = 65 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - OUT | Regulated output | Delivers 1.30 V to load; connects directly to 2.2 µF ceramic capacitor. |
| 2 - N/C | No internal connection | Must remain unconnected; no routing or stitching required. |
| 3 - EN | Enable control input | Active-high logic (VEN ≥ 1.1 V); internal hysteresis prevents chatter during slow-rising signals. |
| 4 - BIAS | Bias supply input | Powers internal control circuits; monitored by UVLO (1.6 V threshold) and contributes to PSRR. |
| 5 - GND | Ground reference | Common return for IN, OUT, BIAS, and EN; ties to thermal pad. |
| 6 - IN | Main input supply | Accepts 0.8–5.5 V; dropout voltage defined relative to OUT, not BIAS. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-rail NMOS architecture | Separates power delivery (VIN→OUT) from control logic (VBIAS→internal circuits), improving PSRR and stability with small ceramics. |
| Built-in monotonic soft-start | Controls inrush current during power-up; ensures VOUT rises smoothly without overshoot or oscillation. |
| AEC-Q100 Grade 1 qualified | Validated for −40 °C to +125 °C ambient operation - suitable for under-hood and ADAS ECU deployments. |
| Stable with 2.2 µF ceramic output cap | Eliminates need for electrolytic or tantalum capacitors - reduces board area and improves reliability. |
| Ultra-low bias current (80 µA) | Minimizes power draw from auxiliary bias rail - critical for battery-backed always-on domains. |
Applications
| Automotive Camera Module Power | FPGA Core Rail Regulation |
|---|---|
Use Scenario: Powers CIS image sensor and ISP in rear-view or surround-view cameras. IC Role / Device Role / Timing Role: Primary 1.30 V analog/digital supply rail with low noise and fast transient response. Use Value: 40 µVRMS output noise prevents image banding; 110 mV dropout enables use of partially discharged 12 V battery via intermediate DC/DC. | Use Scenario: Supplies configurable logic block (CLB) voltage for automotive-grade Xilinx Zynq or Intel Cyclone SoC FPGAs. IC Role / Device Role / Timing Role: Post-regulator after buck converter, providing precise, ripple-free 1.30 V core voltage. Use Value: ±2% output accuracy ensures timing closure across temperature; 70 dB VBIAS PSRR rejects noise from shared system bias rail. |
| ADAS Radar Processor Supply | Infotainment SoC I/O Rail |
Use Scenario: Delivers clean 1.30 V to millimeter-wave radar DSP processors in forward collision warning systems. IC Role / Device Role / Timing Role: Low-noise, high-PSRR point-of-load regulator for signal processing cores. Use Value: 65 dB VIN PSRR at 100 Hz attenuates switching noise from upstream 5 V buck; thermal shutdown protects against enclosure overheating. | Use Scenario: Powers DDR3/DDR4 memory interface I/O banks in automotive infotainment head units. IC Role / Device Role / Timing Role: Fixed-output LDO ensuring voltage compliance for JEDEC-specified I/O standards. Use Value: 350 mA current capability supports burst-mode memory access; enable pin allows dynamic rail gating during display blanking intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar very low dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A0513PDBVR | Single-rail PMOS LDO; 200 mA max; no VBIAS input; 170 mV dropout @ 200 mA. | Lacks dual-rail noise isolation; lower current; unsuitable for high-PSRR bias-sensitive loads. | Select only for cost-sensitive non-automotive applications where VBIAS independence is unnecessary. |
| NCP114AMX130TCG | Single-rail NMOS LDO; 300 mA; 1.30 V fixed; ±2% accuracy; no VBIAS; 150 mV dropout @ 300 mA. | Lower current rating and higher dropout limit use in high-load FPGA cores or radar DSPs. | Use where board space permits larger package and thermal derating is acceptable. |
Compared with TPS7A0513PDBVR and NCP114AMX130TCG, the NCV8720BMT130TBG uniquely supports dual-rail operation for superior PSRR and noise rejection, maintains regulation at lower VIN–VOUT differentials, and is qualified for automotive Grade 1 environments - making it the only option among the three validated for ADAS sensor power rails.
Availability
NCV8720BMT130TBG is available at Aetrix Electronics and suitable for automotive camera modules, ADAS radar processors, and infotainment SoC I/O rails requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for NCV8720BMT130TBG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCV8720 series targets automotive power management with dual-rail VLDO architecture, designed specifically for noise-critical point-of-load regulation in ADAS, body electronics, and infotainment systems.
FAQ
What is the nominal output voltage of the NCV8720BMT130TBG?
The NCV8720BMT130TBG is factory-programmed for a fixed 1.30 V output voltage. This value is laser-trimmed during production and cannot be adjusted externally. The ±2% accuracy specification applies across the full operating temperature range (−40 °C to +125 °C) and load conditions (0–350 mA), making it suitable for precision logic and analog supply applications where feedback resistors would introduce drift or layout sensitivity.
Does the NCV8720BMT130TBG require an external bias supply, and what are the voltage requirements?
Yes, the NCV8720BMT130TBG requires a separate VBIAS supply connected to Pin 4. VBIAS must be between 2.4 V and 5.5 V, and must exceed VOUT by at least 1.4 V - so for the 1.30 V output, minimum VBIAS is 2.45 V. This bias rail powers all internal control circuitry and enables high PSRR performance independent of the main VIN rail. Failure to meet VBIAS specifications triggers UVLO and disables regulation.
Can the NCV8720BMT130TBG operate with a 2.2 µF ceramic output capacitor, and why is this significant?
Yes, the NCV8720BMT130TBG is explicitly characterized and guaranteed stable with a 2.2 µF ceramic output capacitor - no additional ESR or external compensation is needed. This eliminates reliance on bulkier, less reliable tantalum or aluminum electrolytic capacitors, reduces PCB footprint, improves MTBF, and simplifies layout. The device's NMOS topology inherently provides phase margin robustness across wide capacitance tolerances and DC-bias effects common in Class II ceramics.
Is the NCV8720BMT130TBG qualified for automotive applications, and what certifications does it hold?
Yes, the NCV8720BMT130TBG carries the NCV prefix indicating automotive qualification. It is AEC-Q100 qualified (Grade 1: −40 °C to +125 °C ambient), PPAP-capable, and manufactured in onsemi's IATF 16949-certified facilities. It also meets Pb-free and RoHS requirements. These qualifications confirm its suitability for under-hood and cabin applications including ADAS, body control modules, and digital cluster power rails.
What thermal considerations apply to the NCV8720BMT130TBG in high-power operation?
The NCV8720BMT130TBG uses a WDFN6 package with an exposed thermal pad that must be soldered to a PCB ground plane for effective heat dissipation. Its junction-to-air thermal resistance is 65 °C/W under JEDEC-standard test conditions. At 350 mA and 1.30 V output with VIN = 3.3 V, power dissipation is ~0.7 W - requiring careful thermal design to keep junction temperature below +125 °C. Thermal shutdown activates at +160 °C and resets at +140 °C, providing fail-safe protection.
NCV8720BMT130TBG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- -
- PSRR:
- 52dB ~ 25dB (10Hz ~ 1MHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WDFN (2x2)
NCV8720BMT130TBG FAQ
1.How can I place an order for NCV8720BMT130TBG through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8720BMT130TBG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8720BMT130TBG reliable?
The price and inventory of NCV8720BMT130TBG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8720BMT130TBG is usually 5 days.
3.What payment methods are accepted for NCV8720BMT130TBG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8720BMT130TBG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8720BMT130TBG?
NCV8720BMT130TBG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8720BMT130TBG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8720BMT130TBG?
For technical support, including NCV8720BMT130TBG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8720BMT130TBG requirements.
6.How does Aetrix verify that NCV8720BMT130TBG is sourced from the original manufacturer or authorized distributors?
All NCV8720BMT130TBG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8720BMT130TBG meets industry standards.
7.What is the process for return or replacement of NCV8720BMT130TBG?
All NCV8720BMT130TBG units undergo pre-shipment inspection (PSI). If there is an issue with NCV8720BMT130TBG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8720BMT130TBG part is unused and in its original packaging.
Return procedure for NCV8720BMT130TBG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8720BMT130TBG Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

