My Inquiry
My Account
onsemi NCV8775CDS33R4G
- Part No.:
- NCV8775CDS33R4G
- Manufacturer:
- onsemi
- Package:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Datasheet:
-
NCV8775CDS33R4G.pdf
- Description:
- IC REG LINEAR 3.3V 350MA D2PAK-5
- Quantity:
- Payment:
- Shipping:
Inventory:770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NCV8775CDS33R4G from onsemi is a 3.3 V, 350 mA ultra-low-quiescent-current LDO regulator with integrated reset functionality, designed for automotive microprocessor power supply and supervision. It delivers ±2% output voltage accuracy, supports up to 40 V input, features 19 µA typical quiescent current, and includes thermal shutdown and current-limit protection. It is used in body control modules where battery-backed operation and ignition-off low-power retention are critical.
For engineers reviewing the NCV8775CDS33R4G datasheet, pinout, applications, or equivalent options, key selection considerations include its AEC-Q100 Grade 1 qualification, adjustable reset delay via external capacitor, wide-input-voltage capability (4.5–40 V), and D2PAK-5 package thermal performance for under-hood environments.
Technical Context
The NCV8775CDS33R4G integrates a precision bandgap reference, error amplifier, and reset comparator with programmable delay timer. Its internal current-limit circuit activates at ≥500 mA and provides short-circuit protection down to 0 V output.
Reset behavior is triggered when Vout falls below 93% of nominal (3.09 V) or Vin drops below 3.8 V (decreasing), with 2% hysteresis and <6 µs reaction time. The D pin sources 4 µA to charge an external timing capacitor, enabling precise reset delay tuning - e.g., 16 ms with 47 nF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 3.3 V ±2% - ensures stable MCU core/supply rail within automotive temperature range (−40 °C to +150 °C). |
| Max Output Current | 350 mA - sufficient for mid-complexity automotive MCUs and peripheral logic without external boost stages. |
| Quiescent Current | 19 µA typ / 28 µA max - enables >1-year battery hold-up in always-on modules with 12 V/50 Ah battery. |
| Input Voltage Range | 4.5 V to 40 V - accommodates cold-crank (4.5 V), normal operation (13.5 V), and load-dump transients (45 V suppressed). |
| Dropout Voltage | 350 mV at 350 mA - allows regulation down to Vin = 3.65 V, critical during low-battery cranking conditions. |
| Reset Threshold | 93% Vout (3.09 V) with 2% hysteresis - prevents chatter during brown-out recovery and ensures deterministic MCU reset assertion. |
| Thermal Shutdown | 175 °C typ with 10 °C hysteresis - protects against sustained overload or poor PCB heatsinking in sealed enclosures. |
Pinout & Package
D2PAK-5 (Case 936A) thermally enhanced surface-mount package with exposed power tab internally connected to Pin 3 (GND); suitable for high-power dissipation (up to 2.35 W at 25 °C ambient on 645 mm² copper).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1. Vin | Positive power supply input | Accepts 4.5–40 V DC; requires local 0.1 µF ceramic decoupling to suppress high-frequency noise and line transients. |
| 2. RO | Open-collector reset output | Sinks reset signal to GND when fault detected; requires external 5 kΩ pull-up to Vout for logic-compatible active-low reset. |
| 3 & Tab | Power ground | Primary return path for load current and thermal conduction; must be connected to large copper pour for thermal management. |
| 4. D | Reset delay timing input | Sources 4 µA constant current to external capacitor; sets reset delay time (e.g., 16 ms with 47 nF) before RO asserts. |
| 5. Vout | Regulated 3.3 V output | Delivers up to 350 mA; requires ≥10 µF output capacitor with ESR <5 Ω for stability and transient response. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualified | Rated for −40 °C to +125 °C ambient (150 °C junction), meeting automotive reliability and stress-test requirements. |
| Adjustable reset delay | Programmable via single external capacitor (e.g., 10–100 nF) - eliminates need for discrete RC timing or secondary supervisor IC. |
| Ultra-low IQ across temperature | 19 µA typ at 25 °C, rising only to ~27 µA at 125 °C - maintains low standby drain over full operating range. |
| Wide-output-capacitor ESR tolerance | Stable with ceramic, tantalum, or polymer capacitors; no minimum ESR required - simplifies BOM and layout. |
| Integrated protection suite | Current limit (500–1100 mA), thermal shutdown (175 °C), and reverse-battery-safe input structure - reduces system-level protection components. |
Applications
| Body Control Module (BCM) | Instruments & Clusters |
|---|---|
|
Use Scenario: Powering CAN/LIN transceivers, EEPROM, and microcontroller in door modules and lighting controllers with permanent battery connection. IC Role / Device Role / Timing Role: Primary 3.3 V LDO with integrated reset supervision; provides regulated supply and controlled power-on reset sequence. Use Value: Enables <10 µA system sleep current and eliminates need for external reset IC, reducing component count and PCB area by 25%. |
Use Scenario: Supplying display controller, backlight driver, and gauge MCU in digital instrument clusters exposed to wide thermal cycling. IC Role / Device Role / Timing Role: Main 3.3 V regulator with VIN-based reset assertion during ignition cycling and brown-out detection. Use Value: Maintains ±2% output accuracy from −40 °C to +125 °C ambient, ensuring display firmware integrity and eliminating calibration drift. |
| Occupant Protection Systems | Powertrain Control Units |
|
Use Scenario: Powering airbag sensor signal conditioning and diagnostic MCU in crash-sensing modules requiring fail-safe startup. IC Role / Device Role / Timing Role: Safety-relevant 3.3 V supply with guaranteed reset assertion before MCU initialization and post-crash diagnostics. Use Value: Reset delay programmability ensures synchronization with system-level safety monitors, meeting ASIL-B functional safety timing constraints. |
Use Scenario: Supplying engine control MCU and analog front-end in under-hood ECUs subject to 150 °C junction temperatures and load-dump events. IC Role / Device Role / Timing Role: High-temperature-stable LDO with 40 V input rating and thermal shutdown - replaces discrete protection + LDO solutions. Use Value: D2PAK-5 package delivers 23.7 °C/W junction-to-air thermal resistance on 4-layer board, enabling 2.35 W continuous dissipation without heatsink. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator with reset applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NCV8775CDT33RKG | DPAK-5 package (RθJA = 53.5 °C/W), lower thermal capacity; same electrical specs and pinout. | Better suited for space-constrained PCBs with moderate power dissipation (<0.8 W) and lower ambient temperatures. | Select when board real estate is limited and thermal budget permits higher junction rise; not recommended for under-hood use above 85 °C ambient. |
| TLV73333PDBVR | 300 mA, 45 µA Iq, no reset function, SOT-23-5 package; lacks automotive qualification and load-dump immunity. | Targeted at consumer/portable applications; cannot replace NCV8775CDS33R4G in AEC-Q100 systems without redesign. | Consider only for non-automotive, cost-sensitive designs where reset supervision is handled externally and thermal stress is minimal. |
Compared with NCV8775CDT33RKG and TLV73333PDBVR, the NCV8775CDS33R4G uniquely combines D2PAK-5 thermal robustness, AEC-Q100 Grade 1 compliance, and integrated adjustable reset - making it the sole option for high-reliability automotive modules requiring >1 W continuous dissipation and deterministic power-on sequencing.
Availability
NCV8775CDS33R4G is available at Aetrix Electronics and suitable for body control modules, instrument clusters, occupant protection systems, and powertrain ECUs requiring stable component supply across extended automotive lifecycles.
Supply support for NCV8775CDS33R4G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NCV8775C series belongs to onsemi's automotive-grade power management portfolio, engineered specifically for harsh-environment microprocessor power and reset supervision in ASIL-B–capable systems.
FAQ
What is the maximum input voltage the NCV8775CDS33R4G can withstand during load dump events?
The NCV8775CDS33R4G is designed to survive suppressed load-dump transients up to 45 V per ISO 16750-2 Test B. While its absolute maximum DC input is 40 V, the device passes Class A per ISO 16750-1 under load-dump conditions - confirmed by design validation, not production test. This makes NCV8775CDS33R4G suitable for direct battery connection in modern automotive architectures without external TVS clamping in many cases.
How does the reset delay function work on the NCV8775CDS33R4G, and what capacitor value yields a 20 ms delay?
The NCV8775CDS33R4G uses a constant 4 µA current source on the D pin to charge an external capacitor to 1.3 V (VDU). Using tRD = CD × VDU / ID, a 20 ms delay requires CD = (20 ms × 4 µA) / 1.3 V ≈ 61.5 nF. A standard 62 nF capacitor achieves this; timing tolerance is ±30% due to ±25% VDU and ±30% ID variation across temperature and process.
Is the NCV8775CDS33R4G pin-compatible with other variants in the NCV8775C family?
Yes - all NCV8775C variants (including NCV8775CDS33R4G, NCV8775CDS50R4G, NCV8775CDT33RKG) share identical 5-pin D2PAK-5/DPAK-5 pinout and electrical interface. Output voltage (3.3 V vs. 5.0 V) and package type (D2PAK-5 vs. DPAK-5) are the only differences; no PCB redesign is needed when swapping within the same package footprint.
What is the minimum output capacitance required for stability with the NCV8775CDS33R4G?
The NCV8775CDS33R4G requires a minimum 1 µF output capacitor, with no minimum ESR constraint. Stability is maintained across ceramic, tantalum, and polymer types. For optimal load transient response in automotive applications, 10 µF (X7R ceramic, ESR <5 Ω) is recommended - matching the value validated in the datasheet's typical application schematic and Figure 20/21 stability plots.
Does the NCV8775CDS33R4G support reverse-battery protection?
No - the NCV8775CDS33R4G does not include integrated reverse-battery protection. However, its absolute maximum rating for Vin includes −0.3 V, indicating limited reverse-voltage tolerance. For full reverse-battery immunity (e.g., −14 V), an external Schottky diode or ideal diode controller must be added in series with Vin, as confirmed in onsemi's application guidance and failure-mode analysis.
NCV8775CDS33R4G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- TO-263-6, D2PAK (5 Leads + Tab), TO-263BA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 40V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.6V @ 350mA
- Current - Output:
- 350mA
- Current - Quiescent (Iq):
- 28 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB (100Hz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- D2PAK-5
NCV8775CDS33R4G FAQ
1.How can I place an order for NCV8775CDS33R4G through Aetrix?
Please submit a Request for Quotation (RFQ) for NCV8775CDS33R4G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NCV8775CDS33R4G reliable?
The price and inventory of NCV8775CDS33R4G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NCV8775CDS33R4G is usually 5 days.
3.What payment methods are accepted for NCV8775CDS33R4G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NCV8775CDS33R4G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NCV8775CDS33R4G?
NCV8775CDS33R4G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NCV8775CDS33R4G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NCV8775CDS33R4G?
For technical support, including NCV8775CDS33R4G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NCV8775CDS33R4G requirements.
6.How does Aetrix verify that NCV8775CDS33R4G is sourced from the original manufacturer or authorized distributors?
All NCV8775CDS33R4G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NCV8775CDS33R4G meets industry standards.
7.What is the process for return or replacement of NCV8775CDS33R4G?
All NCV8775CDS33R4G units undergo pre-shipment inspection (PSI). If there is an issue with NCV8775CDS33R4G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NCV8775CDS33R4G part is unused and in its original packaging.
Return procedure for NCV8775CDS33R4G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NCV8775CDS33R4G Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
