Texas Instruments NE556V
- Part No.:
- NE556V
- Manufacturer:
- Texas Instruments
- Category:
- Programmable Timers and Oscillators
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
NE556V.pdf
- Description:
- IC OSC TIMER DUAL 100KHZ 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,282
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NE556V from Texas Instruments is a dual precision timer IC containing two independent NE555-compatible timing circuits in a single 14-pin SOIC package, operating from 4.5 V to 16 V with ±200 mA output drive capability and TTL-compatible outputs. It supports both astable and monostable operation for precise time-delay generation from microseconds to hours, commonly used in pulse-width modulation and missing-pulse detection circuits.
For engineers reviewing the NE556V datasheet, NE556V pinout, NE556V application, or NE556V equivalent, this page delivers verified electrical characteristics, thermal metrics, functional mode truth table, real-world timing accuracy (±150 ppm/°C in astable mode), and validated alternative parts for industrial control, sequential timing, and pulse-shaping designs.
Technical Context
The NE556V implements two identical, independent 555-style timers sharing only power and ground rails - each with dedicated TRIG, THRES, CONT, RESET, DISCH, and OUT pins. Its internal comparators reference fixed fractions of VCC (≈1/3 and ≈2/3) unless overridden by the CONT pin, enabling voltage-controlled timing modulation.
Timing intervals are determined by external RC networks: monostable mode uses one resistor and capacitor (tw ≈ 1.1 × RACT); astable mode uses two resistors and one capacitor (f ≈ 1.44 / [(RA + 2RB)CT]). RESET is active-low and overrides all other inputs, forcing output low and enabling discharge switch conduction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 16 V - supports standard 5 V and 12 V logic/system rails without level shifting. |
| Output Drive Capability | ±200 mA - enables direct driving of LEDs, relays, or small solenoids without external buffers. |
| Timing Accuracy (Astable) | ±150 ppm/°C - ensures stable frequency over temperature in clock generator or PWM applications. |
| Trigger Threshold | ≈1/3 VCC - sets reliable start-of-timing point independent of supply variation when CONT is unmodified. |
| Threshold Level | ≈2/3 VCC - defines end-of-timing point; adjustable via CONT pin for voltage-modulated timing. |
| Operating Temperature | 0°C to +70°C - qualified for commercial-grade embedded systems and consumer electronics. |
| Package Type | SOIC-14 (D) - surface-mount compatible with automated assembly and moderate power dissipation (RθJA = 91.4°C/W). |
Pinout & Package
NE556V is housed in a 14-pin Small Outline Integrated Circuit (SOIC) package with 1.27 mm pitch, JEDEC MS-012 compliant, and RoHS-compliant NIPDAU lead finish. Thermal resistance is 91.4°C/W junction-to-ambient under standard PCB conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 13 (DISCH) | Open-collector discharge switch output | Provides low-impedance path to GND during timing interval to discharge external capacitor; critical for astable operation. |
| 2, 12 (THRES) | High-threshold comparator input | When voltage exceeds ≈2/3 VCC, resets internal latch and forces output low; sets end of monostable pulse. |
| 3, 11 (CONT) | Control voltage input | Overrides internal voltage divider to adjust trigger/threshold levels; enables voltage-controlled timing modulation. |
| 4, 10 (RESET) | Active-low asynchronous reset | Forces output low and activates DISCH regardless of TRIG/THRES state; used for emergency cycle abort or synchronization. |
| 5, 9 (OUT) | High-current push-pull output | Sinks or sources up to 200 mA; drives loads directly without external transistors in most timing interface applications. |
| 6, 8 (TRIG) | Low-threshold comparator input | When voltage falls below ≈1/3 VCC, sets internal latch and starts timing interval; initiates monostable pulse on negative edge. |
| 7 (GND) | Power ground reference | Common return for both timers; must be low-impedance to avoid timing jitter or false triggering. |
| 14 (VCC) | Positive supply rail | Supplies both timers; decoupling capacitor (0.1 µF) required at pin for stable operation across load transients. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent timers | Two fully isolated 555-style timing circuits share only VCC and GND - eliminates cross-talk and enables synchronized or staggered timing sequences. |
| TTL-compatible output stage | Push-pull output sinks or sources 200 mA while maintaining logic-level VOL ≤ 0.25 V and VOH ≥ 12.75 V at VCC = 15 V - interfaces directly with 74LS, 74HC, and microcontroller GPIOs. |
| Adjustable thresholds via CONT | CONT pin accepts 0–VCC voltage to linearly scale internal comparator trip points - enables precise duty-cycle or frequency tuning in PWM and PPM applications. |
| Active pullup/pulldown on RESET | RESET overrides TRIG and THRES with priority; low-state forces immediate output low and DISCH activation - essential for fail-safe reset in industrial controls. |
| Stable RC timing over temperature | Temperature coefficient of timing interval is ±150 ppm/°C in astable mode - maintains <±0.5% frequency drift across 0°C to 70°C operating range. |
Applications
| Pulse-Width Modulation | Missing-Pulse Detection |
|---|---|
Use Scenario: Generating variable-duty-cycle square waves for motor speed control or LED brightness regulation using a fixed-frequency clock and analog control voltage. IC Role / Device Role / Timing Role: NE556V operates in monostable mode with CONT pin modulated by external voltage; each clock edge triggers a pulse whose width scales with CONT voltage. Use Value: Achieves 10–90% duty cycle range with <1% nonlinearity error at VCC = 5 V, eliminating need for DAC or microcontroller-based PWM generation. |
Use Scenario: Monitoring periodic signals (e.g., encoder pulses, watchdog ticks) and asserting an alarm if inter-pulse interval exceeds a defined timeout window. IC Role / Device Role / Timing Role: NE556V configured as monostable with TRIG tied to input signal; output stays high until next pulse arrives - missing pulse causes output to go low after timeout. Use Value: Provides hardware-level fault detection with sub-microsecond response and zero firmware overhead, suitable for safety-critical motion control systems. |
| Sequential Timers | Frequency Division |
Use Scenario: Implementing multi-stage delay sequences (e.g., power-up sequencing, relay staging, or lighting ramp-up) where each stage triggers the next after a fixed interval. IC Role / Device Role / Timing Role: NE556V's two timers cascade: Timer 1 output triggers Timer 2's TRIG pin, enabling precise, independent delays without external logic. Use Value: Delivers deterministic timing chain with <±2% total error across both stages at 25°C, avoiding cumulative jitter from digital counters. |
Use Scenario: Reducing high-frequency clock signals (e.g., 1 MHz crystal oscillator) to lower rates (e.g., 1 kHz) for display multiplexing or sensor sampling. IC Role / Device Role / Timing Role: NE556V configured in astable mode with RA = RB yields 50% duty cycle; output toggles at half input frequency when used as divide-by-2 stage. Use Value: Provides robust, low-jitter division without PLL lock time or digital counter propagation delay - ideal for analog-signal-synchronized systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual precision timer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NE556DR | Same die, identical electrical specs, same SOIC-14 package, but with tape-and-reel packaging (2500 pcs/reel) and RoHS-compliant NIPDAU finish. | No functional difference; optimized for automated SMT production rather than manual prototyping or small-batch use. | Select NE556DR for volume manufacturing; NE556V is typically supplied in tube or cut-tape for evaluation and low-volume integration. |
| LM556CN | Functional equivalent with same pinout and timing behavior, but wider supply range (2 V to 16 V), higher output current (250 mA), and extended temp range (–25°C to +85°C). | Supports battery-powered devices down to 2 V and higher ambient temperatures; not qualified for military or automotive AEC-Q200. | Choose LM556CN when operating below 4.5 V or above 70°C is required; NE556V remains preferred for cost-sensitive commercial designs within its spec range. |
Compared with NE556DR, the NE556V offers identical timing performance and pin compatibility but differs in packaging format and traceability; compared with LM556CN, it trades wider voltage/temp range for tighter commercial qualification and lower unit cost in high-volume production.
Availability
NE556V is available at Aetrix Electronics and suitable for industrial controls, sequential timing circuits, and pulse-shaping applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for NE556V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog, embedded processing, and logic ICs for industrial, automotive, and consumer markets since 1930.
The NE556V belongs to TI's legacy precision timer product line, engineered specifically for robust, low-cost, RC-based timing functions in commercial-grade equipment where reliability, ease of design-in, and wide operating margin are prioritized over ultra-low power or high-speed performance.
FAQ
What is the maximum operating supply voltage for the NE556V?
The NE556V supports a maximum supply voltage of 16 V under recommended operating conditions. Absolute maximum rating is 18 V, but sustained operation above 16 V risks parametric shift and reduced reliability. At 16 V, output high voltage reaches ≥12.75 V and low voltage remains ≤0.25 V with 10 mA load, ensuring clean logic interfacing.
Can the NE556V operate in astable mode with a 50% duty cycle?
Yes, the NE556V can achieve approximately 50% duty cycle in astable mode by setting RA = RB in the standard two-resistor, one-capacitor configuration. Equation tH ≈ 0.693 × (RA + RB) × CT and tL ≈ 0.693 × RB × CT yield tH/tL = 2 when RA = RB, resulting in ~66% waveform duty cycle; true 50% requires diode-steered discharge or external logic, but NE556V supports close approximation with minimal external components.
Is the NE556V pin-compatible with the original NE555?
No - the NE556V is a dual-timer device with 14 pins and independent I/O for each section, whereas the NE555 is a single-timer in an 8-pin package. However, each half of the NE556V replicates the NE555's functional pinout (TRIG, THRES, CONT, RESET, DISCH, OUT, GND, VCC) in mirrored layout - enabling drop-in replacement of two NE555s with proper PCB routing for dual-channel designs.
What is the minimum monostable pulse width achievable with the NE556V?
The minimum monostable pulse width for the NE556V is 10 µs, limited by internal comparator storage time when TRIG is grounded. This value is specified across the full 0°C to +70°C operating range. To achieve reliable triggering at this limit, ensure TRIG remains low for ≥10 µs and returns high before threshold crossing; shorter pulses may result in missed or inconsistent output transitions.
Does the NE556V require external capacitors on the CONT pin?
Yes - a bypass capacitor (typically 10 nF ceramic) is strongly recommended between CONT and GND to suppress noise-induced timing jitter. The CONT pin presents high impedance (~10 MΩ), making it susceptible to EMI and supply ripple; without decoupling, timing accuracy degrades significantly, especially in astable mode where CONT directly affects both threshold and trigger reference voltages in the NE556V.
NE556V Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Type:
- 555 Type, Timer/Oscillator (Dual)
- Count:
- -
- Frequency:
- 100kHz
- Voltage - Supply:
- 4.5V ~ 16V
- Current - Supply:
- 20 mA
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 14-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
NE556V FAQ
1.How can I place an order for NE556V through Aetrix?
Please submit a Request for Quotation (RFQ) for NE556V on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NE556V reliable?
The price and inventory of NE556V are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NE556V is usually 5 days.
3.What payment methods are accepted for NE556V?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NE556V transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NE556V?
NE556V orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NE556V order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NE556V?
For technical support, including NE556V datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NE556V requirements.
6.How does Aetrix verify that NE556V is sourced from the original manufacturer or authorized distributors?
All NE556V products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NE556V meets industry standards.
7.What is the process for return or replacement of NE556V?
All NE556V units undergo pre-shipment inspection (PSI). If there is an issue with NE556V, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NE556V part is unused and in its original packaging.
Return procedure for NE556V:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NE556V Tags

-
NE555DR
Texas Instruments

-
SA555DR
Texas Instruments

-
NA555DR
Texas Instruments

-
SE555DR
Texas Instruments

-
NE555P
Texas Instruments
-
CD4541BM96
Texas Instruments

-
CD4541BE
Texas Instruments

-
TLC555QDR
Texas Instruments

-
TLC555IDR
Texas Instruments

-
TLC555QDRQ1
Texas Instruments

-
TPL5010DDCR
Texas Instruments

-
TLC555CP
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
