onsemi NL17SG02AMUTCG
- Part No.:
- NL17SG02AMUTCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-UFDFN
- Datasheet:
-
NL17SG02AMUTCG.pdf
- Description:
- IC GATE NOR 1CH 2-INP 6UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,834
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL17SG02AMUTCG from onsemi is a single 2-input NOR gate logic IC in ultra-small UDFN6 (1.45 × 1.0 mm) package, operating across 0.9 V to 3.6 V supply, delivering 2.4 ns typical propagation delay at 3.0 V/15 pF, with 4.6 V overvoltage-tolerant inputs and ±20 mA output drive-used for level-shifting and noise-immune signal conditioning in space-constrained portable power management circuits.
For engineers reviewing the NL17SG02AMUTCG datasheet, pinout, applications, or equivalent options, key selection criteria include its wide VCC range, OVT input robustness, low ICC quiescent current (0.5 µA max), and compatibility with 1.8 V/2.5 V/3.3 V logic families in battery-powered IoT sensor nodes and wearables.
Technical Context
The NL17SG02AMUTCG implements complementary CMOS transistor pairs to realize a two-input NOR function with rail-to-rail output swing and input thresholds scaled to VCC (VIH = 0.65×VCC, VIL = 0.35×VCC at 1.4–1.6 V). Its input structure includes integrated clamping diodes enabling 4.6 V overvoltage tolerance independent of VCC.
Propagation delay varies predictably with supply voltage and load capacitance: tPD = 3.9 ns (max) at 2.3–2.7 V/30 pF and 3.7 ns (max) at 3.0–3.6 V/15 pF. Input capacitance is fixed at 3 pF, and power dissipation capacitance CPD is 4 pF, supporting accurate dynamic power estimation via PD = CPD·VCC²·f.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9 V to 3.6 V - supports direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| tPD (Typ) | 2.4 ns at VCC = 3.0 V, CL = 15 pF - enables timing-critical control paths in high-speed microcontroller GPIO expansion. |
| IOUT | ±20 mA - sufficient to directly drive LED indicators, small MOSFET gates, or fanout to ≥10 74LVC loads at 3.3 V. |
| VIN Max | 4.6 V - allows safe connection to legacy 5 V buses or analog sensors without external clamping diodes. |
| ICC (Max) | 0.5 µA at TA = 25°C - minimizes standby current in always-on wake-up logic for battery life extension. |
| CIN | 3 pF - reduces capacitive loading on driving sources, preserving signal integrity in dense PCB layouts. |
Pinout & Package
Package: UDFN6 (1.45 × 1.0 mm, 0.5 mm pitch), Pb-free and halide-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | GND | Ground reference for all internal circuitry and output stage return path. |
| 2 | IN A | First logic input; 4.6 V overvoltage tolerant, compatible with mixed-voltage signaling. |
| 3 | IN B | Second logic input; identical electrical characteristics to Pin 2, supports dual-input NOR operation. |
| 4 | NC | No connect - internally unconnected; must be left floating or tied to GND per layout best practice. |
| 5 | OUT Y | Inverted NOR output (Y = NOT(A OR B)); rail-to-rail swing, capable of sourcing/sinking ±20 mA. |
| 6 | VCC | Positive supply input; decoupling capacitor (100 nF) recommended within 2 mm of this pin. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.9–3.6 V) | Enables single-bom deployment across multiple voltage rails in multi-supply systems like PMIC sequencers. |
| 4.6 V overvoltage-tolerant inputs | Eliminates need for external series resistors or clamps when interfacing with 5 V peripherals or analog sensors. |
| Ultra-small UDFN6 footprint (1.45 × 1.0 mm) | Reduces board area by >50% vs. SC-88A, critical for wearable and hearing aid PCBs with < 100 mm² real estate. |
| Low ICC (0.5 µA max) | Extends shelf life and runtime in coin-cell-powered devices where quiescent current dominates total consumption. |
| Pb-free and halide-free construction | Meets IPC-J-STD-020 moisture sensitivity level 1 and RoHS/REACH compliance without derating. |
Applications
| Smart Wearable Power Sequencing | IoT Sensor Node Wake-Up Logic |
|---|---|
|
Use Scenario: Controlling enable sequencing of BLE radio, accelerometer, and display driver from a single microcontroller GPIO. IC Role / Device Role / Timing Role: NOR gate configured as active-low OR combiner to assert system reset only when all subsystems are ready. Use Value: 2.4 ns propagation ensures sub-10 ns timing margin between power rails, preventing brown-out glitches during cold start. |
Use Scenario: Detecting simultaneous motion (accelerometer) and ambient light (photodiode) events to trigger deep-sleep exit. IC Role / Device Role / Timing Role: Dual-input NOR acting as edge-sensitive wake-up arbiter with glitch-free output due to CMOS hysteresis. Use Value: 4.6 V OVT inputs accept raw photodiode amplifier outputs up to 4.2 V, avoiding extra op-amp rail-splitting stages. |
| Industrial HMI Button Debounce | Medical Patch Monitor Signal Conditioning |
|
Use Scenario: Cleaning mechanical switch bounce in handheld diagnostic tool front panels with minimal component count. IC Role / Device Role / Timing Role: NOR gate wired as SR latch with RC network to generate clean, debounced digital signals. Use Value: 0.9 V minimum VCC allows direct use with low-power MCU I/O banks, eliminating level-shifter ICs and associated BOM cost. |
Use Scenario: Isolating ECG electrode disconnect detection from analog front-end while maintaining patient safety isolation boundaries. IC Role / Device Role / Timing Role: NOR gate used as fail-safe logic element that asserts alarm only when both electrode leads open simultaneously. Use Value: ±20 mA output drive directly interfaces with optocoupler LED anodes, enabling galvanic isolation without buffer transistors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 2-input NOR gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G02DBVR | Wider VCC (1.65–5.5 V), higher tPD (4.5 ns typ), no OVT inputs (max VIN = VCC + 0.5 V). | Requires external clamping for >3.6 V inputs; better suited for 5 V legacy systems than mixed-voltage IoT nodes. | Select when operating above 3.6 V or needing higher drive strength (32 mA) at 5 V, but avoid if interfacing with 4.6 V analog sensors. |
| MC74VHC1G02DTT1G | Same 0.9–3.6 V range and OVT inputs, but larger SC-70-5 (2.0 × 1.25 mm) package and slower tPD (5.5 ns typ). | Less suitable for ultra-dense layouts; thermal resistance higher due to larger die pad and no exposed thermal pad. | Choose only if UDFN6 assembly capability is unavailable; otherwise NL17SG02AMUTCG offers superior speed, size, and thermal performance. |
Compared with SN74LVC1G02DBVR and MC74VHC1G02DTT1G, the NL17SG02AMUTCG uniquely combines 4.6 V OVT inputs, 2.4 ns speed, and 1.45 × 1.0 mm footprint-making it the only option enabling direct 5 V-tolerant logic in sub-2 mm² wearable PCBs without sacrificing timing or power.
Availability
NL17SG02AMUTCG is available at Aetrix Electronics and suitable for smart wearable power sequencing, IoT sensor node wake-up logic, industrial HMI button debounce, medical patch monitor signal conditioning, and other applications requiring stable component supply with guaranteed long-term manufacturability.
Supply support for NL17SG02AMUTCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, and intelligent edge applications.
The NL17SG02AMUTCG belongs to the MiniGate™ family of ultra-small logic ICs, designed specifically for space- and power-constrained portable electronics where traditional SOT-23 or SC-70 packages exceed board area budgets.
FAQ
What is the maximum input voltage rating for NL17SG02AMUTCG?
The NL17SG02AMUTCG supports DC input voltages up to +4.6 V regardless of VCC level, thanks to integrated overvoltage-tolerant (OVT) input structures. This specification is validated per JEDEC JESD78 latch-up testing and allows direct connection to 5 V analog sensors or legacy digital buses without external protection components. The absolute maximum rating remains −0.5 V to +4.6 V, and operation beyond this risks permanent damage.
Does NL17SG02AMUTCG require external pull-up or pull-down resistors on its inputs?
No, the NL17SG02AMUTCG does not require external pull-up or pull-down resistors on IN A or IN B because its CMOS inputs exhibit negligible leakage (IIN ≤ 1.0 µA) and defined VIH/VIL thresholds across the full 0.9–3.6 V VCC range. However, floating inputs must be avoided in practice-unused inputs should be tied to VCC or GND to prevent metastability and increased ICC. The NC pin (Pin 4) must remain unconnected.
What is the thermal performance of NL17SG02AMUTCG in its UDFN6 package?
The NL17SG02AMUTCG in UDFN6 (1.45 × 1.0 mm, Case 517AQ) has a junction-to-ambient thermal resistance (θJA) of 220°C/W on a standard 2-layer FR4 board with minimum copper pads, per onsemi's characterization. With proper PCB thermal vias under the exposed die pad (not present in this variant), θJA can improve to ~160°C/W. Maximum junction temperature is +150°C, and derating begins above +85°C ambient for continuous 20 mA output loading.
Can NL17SG02AMUTCG drive a 15 pF load at 3.0 V while maintaining 2.4 ns typical propagation delay?
Yes-the NL17SG02AMUTCG datasheet explicitly specifies tPLH/tPHL = 2.4 ns (typical) under conditions of VCC = 3.0 V, CL = 15 pF, and RL = 1 MΩ. This value is measured using 3.0 ns input rise/fall times and represents average delay across process/voltage/temperature corners. For production designs, the maximum delay is 3.1 ns (−55°C to +125°C), which must be used in timing closure analysis.
Is NL17SG02AMUTCG pin-compatible with other variants in the NL17SG02 family?
No-NL17SG02AMUTCG uses a 6-pin UDFN6 package (1.45 × 1.0 mm) with Pin 4 designated NC, whereas NL17SG02P5T5G (SOT-953) and NL17SG02DFT2G (SC-88A) are 5-pin packages with no NC pin. The pin functions (VCC, GND, IN A, IN B, OUT Y) align across variants, but physical layout, solder mask clearance, and thermal pad presence differ significantly. Direct PCB replacement requires redesign.
NL17SG02AMUTCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 6-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- NOR Gate
- Number of Circuits:
- 1
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 0.9V ~ 3.6V
- Current - Quiescent (Max):
- 500 nA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.7V ~ 0.8V
- Input Logic Level - High:
- 1.7V ~ 2V
- Max Propagation Delay @ V, Max CL:
- 4.4ns @ 3.3V, 30pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-UDFN (1x1)
NL17SG02AMUTCG FAQ
1.How can I place an order for NL17SG02AMUTCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NL17SG02AMUTCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL17SG02AMUTCG reliable?
The price and inventory of NL17SG02AMUTCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SG02AMUTCG is usually 5 days.
3.What payment methods are accepted for NL17SG02AMUTCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SG02AMUTCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL17SG02AMUTCG?
NL17SG02AMUTCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL17SG02AMUTCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL17SG02AMUTCG?
For technical support, including NL17SG02AMUTCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SG02AMUTCG requirements.
6.How does Aetrix verify that NL17SG02AMUTCG is sourced from the original manufacturer or authorized distributors?
All NL17SG02AMUTCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SG02AMUTCG meets industry standards.
7.What is the process for return or replacement of NL17SG02AMUTCG?
All NL17SG02AMUTCG units undergo pre-shipment inspection (PSI). If there is an issue with NL17SG02AMUTCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL17SG02AMUTCG part is unused and in its original packaging.
Return procedure for NL17SG02AMUTCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL17SG02AMUTCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

