Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL17SG02DFT2G

Name: NL17SG02DFT2G
Brand: onsemi
SKU: NL17SG02DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SG02DFT2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NL17SG02DFT2G.pdf

Description:: IC GATE NOR 1CH 2-INP SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,965

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SG02DFT2G from onsemi is a single 2-input NOR gate logic IC in SC-88A (SOT-353) package, operating across 0.9 V to 3.6 V supply, delivering 2.4 ns typical propagation delay at 3.0 V/15 pF, with 4.6 V overvoltage-tolerant inputs - used for level-shifting and noise-immune signal conditioning in ultra-low-power portable interfaces.

For engineers reviewing the NL17SG02DFT2G datasheet, pinout, applications, or equivalent options, key selection considerations include its wide V_CC range, OVT input tolerance, ultra-small footprint, low ICC (0.5 µA max), and guaranteed operation from −55°C to +125°C in space-constrained industrial sensor nodes and battery-powered wearables.

Technical Context

The NL17SG02DFT2G implements complementary CMOS logic with rail-to-rail input voltage support up to 4.6 V independent of V_CC, enabling mixed-voltage domain interfacing without external level shifters. Its input structure includes integrated protection diodes rated for ±20 mA DC current.

Propagation delay is characterized across five V_CC bins (0.9 V to 3.6 V) and three load conditions (10/15/30 pF), with t_PLH/t_PHL specified from 2.1 ns (3.0–3.6 V, 15 pF) to 12.5 ns (0.9 V, 10 pF). Output drive capability supports ±8 mA sink/source at 3.0–3.6 V.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.9 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level translation
t_PD (Typ)	2.4 ns at V_CC = 3.0 V, C_L = 15 pF - supports >200 MHz toggle rates in low-load digital control paths
I_CC (Max)	0.5 µA at T_A = 25°C - ensures sub-µW static power in always-on wake-up circuits
Input Voltage Tolerance	−0.5 V to +4.6 V - allows safe connection to higher-voltage signals (e.g., 3.3 V or 4.2 V battery rails) without clamping diodes
Operating Temperature	−55°C to +125°C - qualified for under-hood automotive, industrial PLC, and outdoor IoT edge nodes
Output Drive	±8 mA at V_CC ≥ 3.0 V - sufficient to drive multiple 74LVC inputs or small LED indicators directly

Pinout & Package

SC-88A (SOT-353) package: 5-pin, 1.9 mm × 1.3 mm × 0.95 mm body, lead pitch 0.65 mm, Pb-free and halide-free.

Pin/Terminal	Circuit Role	Design Meaning
1	IN A	First logic input - accepts 0.9–4.6 V signals; internally protected against overvoltage and ESD
2	IN B	Second logic input - identical electrical characteristics to Pin 1; both inputs fully overvoltage tolerant
3	GND	Digital ground reference - must be connected to system ground plane; decoupling capacitor recommended near Pin 3
4	V_CC	Positive supply - supplies internal CMOS circuitry; bypass capacitor (0.1 µF) required between Pins 4 and 3
5	OUT Y	NOR output - active-low logic function (Y = NOT(A OR B)); rail-to-rail swing from GND to V_CC

Key Features

Feature	Design Value
Wide V_CC range (0.9–3.6 V)	Eliminates need for separate LDOs in multi-rail systems; supports direct Li-ion battery (2.7–4.2 V) monitoring via resistive divider into OVT inputs
4.6 V overvoltage-tolerant inputs	Enables robust interfacing with legacy 3.3 V or 5 V peripherals without external series resistors or clamps
Ultra-small SC-88A footprint	Reduces PCB area by >50% vs. SOIC-8; suitable for wearable sensors, hearing aids, and compact medical patches
Low ICC (0.5 µA max)	Extends battery life in coin-cell-powered devices such as BLE beacons and environmental monitors
ESD rating >2 kV HBM	Meets IEC 61000-4-2 Level 2 requirements for handheld and field-deployable equipment

Applications

Industrial Sensor Interface	Low-Power Wearable Control
Use Scenario: Signal conditioning for MEMS accelerometer interrupt outputs feeding an ultra-low-power MCU in predictive maintenance nodes. IC Role / Device Role / Timing Role: NOR gate configured as active-low enable combiner for dual-sensor fault alerts before entering deep sleep. Use Value: 0.5 µA quiescent current prevents battery drain during 99% idle time; 4.6 V OVT inputs tolerate noisy 3.3 V sensor rail without protection components.	Use Scenario: Power sequencing control in a hearable device using CR2032 battery, where multiple subsystems must power up only when both button press and Bluetooth handshake succeed. IC Role / Device Role / Timing Role: Dual-input NOR implementing "NOT(button OR BT_ready)" logic to gate LDO enable signal. Use Value: SC-88A footprint fits within 2.5 mm² board area budget; 2.4 ns delay ensures timing-critical power-on reset integrity.
Automotive Body Controller	IoT Edge Node Wake-Up Logic
Use Scenario: Combining door-open and ignition-off signals to trigger interior light fade-out timer in a Class A vehicle module. IC Role / Device Role / Timing Role: NOR gate acting as negative-logic OR for two asynchronous event sources feeding a monostable circuit. Use Value: −55°C to +125°C rating meets AEC-Q100 Grade 2 requirements; 0.9 V minimum V_CC supports operation during cold-crank battery sag.	Use Scenario: Low-power wake-up arbiter in LoRaWAN sensor node that activates radio only when motion AND temperature threshold are simultaneously exceeded. IC Role / Device Role / Timing Role: NOR gate used in inverted logic configuration to assert wake signal only when both inputs are low (i.e., both conditions met). Use Value: Sub-µA ICC preserves 10-year shelf life; 15 pF load-optimized speed ensures reliable sampling before MCU exits standby.

Industrial Sensor Interface

Low-Power Wearable Control

Use Scenario: Signal conditioning for MEMS accelerometer interrupt outputs feeding an ultra-low-power MCU in predictive maintenance nodes.

IC Role / Device Role / Timing Role: NOR gate configured as active-low enable combiner for dual-sensor fault alerts before entering deep sleep.

Use Value: 0.5 µA quiescent current prevents battery drain during 99% idle time; 4.6 V OVT inputs tolerate noisy 3.3 V sensor rail without protection components.

Use Scenario: Power sequencing control in a hearable device using CR2032 battery, where multiple subsystems must power up only when both button press and Bluetooth handshake succeed.

IC Role / Device Role / Timing Role: Dual-input NOR implementing "NOT(button OR BT_ready)" logic to gate LDO enable signal.

Use Value: SC-88A footprint fits within 2.5 mm² board area budget; 2.4 ns delay ensures timing-critical power-on reset integrity.

Automotive Body Controller

IoT Edge Node Wake-Up Logic

Use Scenario: Combining door-open and ignition-off signals to trigger interior light fade-out timer in a Class A vehicle module.

IC Role / Device Role / Timing Role: NOR gate acting as negative-logic OR for two asynchronous event sources feeding a monostable circuit.

Use Value: −55°C to +125°C rating meets AEC-Q100 Grade 2 requirements; 0.9 V minimum V_CC supports operation during cold-crank battery sag.

Use Scenario: Low-power wake-up arbiter in LoRaWAN sensor node that activates radio only when motion AND temperature threshold are simultaneously exceeded.

IC Role / Device Role / Timing Role: NOR gate used in inverted logic configuration to assert wake signal only when both inputs are low (i.e., both conditions met).

Use Value: Sub-µA ICC preserves 10-year shelf life; 15 pF load-optimized speed ensures reliable sampling before MCU exits standby.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G02DBVR	V_CC range 1.65–5.5 V; no OVT inputs (max VIN = V_CC + 0.5 V); t_PD = 3.7 ns @ 3.3 V/50 pF	Requires external clamping for >3.3 V inputs; not suitable for direct 4.2 V battery rail sensing	Select when system uses only 3.3 V or 5 V rails and needs higher drive strength (32 mA)
NC7SZ02P5X	V_CC range 1.65–5.5 V; OVT not specified; t_PD = 3.5 ns @ 3.3 V/50 pF; ICC = 1 µA max	Higher ICC and narrower V_CC min limit reduce suitability for sub-1.2 V energy harvesting systems	Prefer for cost-sensitive consumer designs where 0.9 V operation and 4.6 V OVT are unnecessary

Compared with SN74LVC1G02DBVR and NC7SZ02P5X, the NL17SG02DFT2G uniquely supports 0.9 V operation and 4.6 V overvoltage-tolerant inputs - critical for battery-voltage tracking and mixed-supply isolation in space- and power-constrained edge nodes.

Availability

NL17SG02DFT2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, low-power wearable control, automotive body controllers, and IoT edge node wake-up logic requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NL17SG02DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications, with leadership in silicon carbide, image sensing, and intelligent power management.

The NL17SG02DFT2G belongs to onsemi's MiniGate™ family of ultra-small, high-speed logic ICs designed specifically for space-constrained, low-power digital signal routing in portable and harsh-environment electronics.

FAQ

What is the absolute maximum input voltage rating for NL17SG02DFT2G?

The NL17SG02DFT2G supports DC input voltages from −0.5 V to +4.6 V, independent of V_CC. This overvoltage tolerance allows direct connection to 3.3 V or 4.2 V battery rails without external protection components - a key differentiator versus standard 74LVC or 74AUP logic families. The NL17SG02DFT2G maintains this rating across its full −55°C to +125°C operating range.

Does NL17SG02DFT2G support operation below 1.0 V?

Yes, the NL17SG02DFT2G is fully specified down to 0.9 V V_CC, with functional operation confirmed across −55°C to +125°C. At 0.9 V, propagation delay is 12.5 ns (typical) with 10 pF load, making it suitable for ultra-low-power energy harvesting systems and sub-1 V microcontroller interfaces. The NL17SG02DFT2G achieves this via optimized threshold voltage design in its CMOS process.

What package type does NL17SG02DFT2G use, and what are its dimensions?

NL17SG02DFT2G uses the SC-88A (also known as SOT-353) package: a 5-pin, surface-mount outline measuring 1.9 mm × 1.3 mm × 0.95 mm with 0.65 mm lead pitch. It complies with JEDEC MO-178AB and is Pb-free/halide-free. The NL17SG02DFT2G's compact size reduces PCB area by over 50% compared to SOIC-8 alternatives while maintaining full thermal and electrical performance.

Can NL17SG02DFT2G drive a 50 pF load reliably?

The NL17SG02DFT2G is characterized up to 30 pF load in its official datasheet, with t_PD = 4.4 ns (max) at 3.0–3.6 V. Driving 50 pF is possible but will increase propagation delay beyond datasheet limits - estimated at ~6–7 ns depending on V_CC and temperature. For guaranteed timing, keep C_L ≤ 30 pF or add a buffer stage. The NL17SG02DFT2G's output drive (±8 mA) supports moderate capacitive loads without external compensation.

Is NL17SG02DFT2G qualified for automotive applications?

The NL17SG02DFT2G is not AEC-Q200 qualified, though its −55°C to +125°C operating range and robust ESD performance (>2 kV HBM) align with many automotive body electronics requirements. It is commonly used in non-safety-critical modules like ambient lighting controls and HVAC interfaces. For AEC-Q200-compliant alternatives, consider onsemi's NLAS1053 or automotive-grade variants of the same logic family. The NL17SG02DFT2G remains ideal for industrial and consumer-edge applications demanding wide temperature and voltage margins.

NL17SG02DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 0.9V ~ 3.6V

Current - Quiescent (Max):: 500 nA

Current - Output High, Low:: 8mA, 8mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.7V ~ 2V

Max Propagation Delay @ V, Max CL:: 4.4ns @ 3.3V, 30pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NL17SG02DFT2G FAQ

1.How can I place an order for NL17SG02DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SG02DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SG02DFT2G reliable?

The price and inventory of NL17SG02DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SG02DFT2G is usually 5 days.

3.What payment methods are accepted for NL17SG02DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SG02DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SG02DFT2G?

NL17SG02DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SG02DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SG02DFT2G?

For technical support, including NL17SG02DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SG02DFT2G requirements.

6.How does Aetrix verify that NL17SG02DFT2G is sourced from the original manufacturer or authorized distributors?

All NL17SG02DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SG02DFT2G meets industry standards.

7.What is the process for return or replacement of NL17SG02DFT2G?

All NL17SG02DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SG02DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SG02DFT2G part is unused and in its original packaging.

Return procedure for NL17SG02DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…