Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NL17SG125DFT2G

Name: NL17SG125DFT2G
Brand: onsemi
SKU: NL17SG125DFT2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SG125DFT2G

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 5-TSSOP, SC-70-5, SOT-353

Datasheet:: NL17SG125DFT2G.pdf

Description:: IC BUFFER NON-INVERT 3.6V SC88A

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,913

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SG125DFT2G from onsemi is a single-channel, non-inverting bus buffer with 3-state output, designed for low-voltage logic level translation and bus isolation in space-constrained applications. It operates from 0.9 V to 3.6 V, delivers 2.4 ns typical propagation delay at 3.0 V/15 pF, supports 3.6 V overvoltage-tolerant inputs, and features IOFF partial power-down protection. It is used in portable IoT sensor hubs and battery-powered microcontroller peripheral interfaces.

For engineers reviewing the NL17SG125DFT2G datasheet, pinout, applications, or equivalent options, key selection considerations include its ultra-small SC-88A package (1.6 mm × 1.2 mm), guaranteed operation down to −55 °C, 3-state enable timing (tPZH/tPLZ ≤ 3.3 ns at 3.6 V), and AEC-Q101 qualification for automotive-grade reliability.

Technical Context

The NL17SG125DFT2G implements a CMOS-based non-inverting buffer with active-low 3-state enable (OE), where output Y follows input A when OE is low and enters high-impedance state when OE is high. Its input structure tolerates up to 3.6 V regardless of VCC, enabling safe interfacing between mixed-voltage domains (e.g., 1.8 V MCU driving 3.3 V bus).

It integrates IOFF circuitry that disables current flow between I/O pins during power-down (VCC = 0 V), preventing back-powering of powered subsystems. Thermal resistance is 324 °C/W (SC-88A), and it meets MSL Level 1 moisture sensitivity per J-STD-020.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	0.9 V to 3.6 V - Enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic families without level shifters.
tPD (Typ)	2.4 ns at VCC = 3.0 V, CL = 15 pF - Supports >200 MHz data rates in short-bus configurations.
IOFF Leakage	≤10 µA at TA = −55 °C to +125 °C - Ensures robust partial power-down behavior across full industrial temperature range.
Input Overvoltage	3.6 V tolerant on all inputs - Allows safe connection to higher-voltage buses even when VCC = 0.9 V.
Output Drive	±8 mA at VCC ≥ 2.7 V - Sufficient to drive 15 pF loads with <0.4 V VOL and >2.48 V VOH under worst-case conditions.
ESD Rating	HBM: 2000 V, CDM: 1000 V - Meets IEC 61000-4-2 system-level ESD immunity requirements for end equipment.
Operating Temp	−55 °C to +125 °C - Qualified for extended-temperature automotive and industrial control applications.

Pinout & Package

Package: SC-88A (Case 419A), 5-pin, 1.6 mm × 1.2 mm × 0.55 mm body, 0.5 mm pitch, lead-free and RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1 (OE)	Active-Low Output Enable	Drives Y to high-impedance when high; enables buffer pass-through when low.
2 (A)	Data Input	Non-inverting input signal path; 3.6 V tolerant regardless of VCC.
3 (GND)	Ground Reference	Primary return path for logic and supply currents; must be low-impedance.
4 (Y)	3-State Output	Buffered, non-inverted replica of A when OE is low; tri-stated when OE is high.
5 (VCC)	Positive Supply	Single supply rail powering internal logic; supports 0.9–3.6 V operation.

Key Features

Feature	Design Value
Ultra-small footprint	SC-88A package occupies only 1.92 mm² PCB area - ideal for wearables and compact modules.
Overvoltage-tolerant inputs	All inputs withstand 3.6 V independent of VCC - eliminates need for external clamping diodes.
IOFF partial power-down	Blocks current flow between A/Y pins when VCC = 0 V - prevents backfeeding in hot-swap or multi-rail systems.
AEC-Q101 qualified	Validated for automotive applications including body electronics and ADAS sensor interfaces.
Low dynamic power	CPD = 4 pF - minimizes switching current (ICC(OPR) = CPD·VCC²·f + ICC) in high-frequency clock/data paths.

Applications

Industrial Sensor Interface	Automotive Body Control Module
Use Scenario: Isolating I²C/SPI lines between a 1.8 V microcontroller and 3.3 V analog sensor array in a factory-floor environmental monitor. IC Role / Device Role / Timing Role: Bidirectional bus buffer providing voltage-domain isolation and noise decoupling while preserving signal integrity. Use Value: Eliminates level-shifter ICs and reduces BOM count by leveraging 3.6 V input tolerance and 0.9–3.6 V supply flexibility.	Use Scenario: Enabling/disabling CAN transceiver standby mode control signals in a door module with shared 5 V and 3.3 V rails. IC Role / Device Role / Timing Role: 3-state gate controlling signal routing to multiple peripherals; OE synchronized to MCU sleep/wake transitions. Use Value: IOFF protection prevents leakage-induced wake-up events during vehicle off-mode, extending battery life.
Portable Medical Wearable	Consumer Audio Subsystem
Use Scenario: Managing GPIO expansion between an ultra-low-power ARM Cortex-M0+ SoC (1.2 V core) and BLE radio (3.0 V I/O). IC Role / Device Role / Timing Role: Single-directional buffer isolating radio control lines (RESET, IRQ) from MCU domain. Use Value: 2.4 ns tPD ensures sub-microsecond response to radio interrupts; SC-88A footprint saves critical space on 8 mm × 8 mm PCB.	Use Scenario: Multiplexing digital audio clock (I²S MCLK) between two CODECs sharing a common FPGA clock generator. IC Role / Device Role / Timing Role: Bus buffer acting as a controllable clock gate, enabled only during active audio playback. Use Value: Tri-state output eliminates clock contention and jitter injection when one CODEC is powered down.

Industrial Sensor Interface

Automotive Body Control Module

Use Scenario: Isolating I²C/SPI lines between a 1.8 V microcontroller and 3.3 V analog sensor array in a factory-floor environmental monitor.

IC Role / Device Role / Timing Role: Bidirectional bus buffer providing voltage-domain isolation and noise decoupling while preserving signal integrity.

Use Value: Eliminates level-shifter ICs and reduces BOM count by leveraging 3.6 V input tolerance and 0.9–3.6 V supply flexibility.

Use Scenario: Enabling/disabling CAN transceiver standby mode control signals in a door module with shared 5 V and 3.3 V rails.

IC Role / Device Role / Timing Role: 3-state gate controlling signal routing to multiple peripherals; OE synchronized to MCU sleep/wake transitions.

Use Value: IOFF protection prevents leakage-induced wake-up events during vehicle off-mode, extending battery life.

Portable Medical Wearable

Consumer Audio Subsystem

Use Scenario: Managing GPIO expansion between an ultra-low-power ARM Cortex-M0+ SoC (1.2 V core) and BLE radio (3.0 V I/O).

IC Role / Device Role / Timing Role: Single-directional buffer isolating radio control lines (RESET, IRQ) from MCU domain.

Use Value: 2.4 ns tPD ensures sub-microsecond response to radio interrupts; SC-88A footprint saves critical space on 8 mm × 8 mm PCB.

Use Scenario: Multiplexing digital audio clock (I²S MCLK) between two CODECs sharing a common FPGA clock generator.

IC Role / Device Role / Timing Role: Bus buffer acting as a controllable clock gate, enabled only during active audio playback.

Use Value: Tri-state output eliminates clock contention and jitter injection when one CODEC is powered down.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Wider VCC range (1.65–5.5 V); higher ICC (max 10 µA vs. 1.0 µA); no IOFF support.	Not qualified for automotive; lacks partial power-down protection for multi-rail hot-swap.	Prefer NL17SG125DFT2G when operating below 1.65 V or requiring IOFF in battery-backed systems.
74LVC1G125GW,125	Same SC-88A package; identical pinout; slightly slower tPD (3.0 ns typ at 3.3 V); AEC-Q100 (not Q101) rated.	Limited to automotive infotainment (Q100), not powertrain or chassis (requires Q101).	Choose NL17SG125DFT2G for AEC-Q101 compliance and faster timing in safety-critical modules.

Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the NL17SG125DFT2G uniquely combines sub-1 V operation, IOFF, AEC-Q101 qualification, and 2.4 ns speed-making it optimal for next-generation ultra-low-power automotive and industrial edge nodes.

Availability

NL17SG125DFT2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, portable medical wearables, and consumer audio subsystems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for NL17SG125DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NL17SG125DFT2G belongs to the MiniGate family of ultra-small logic devices, engineered specifically for space- and power-constrained embedded systems requiring robust mixed-voltage interoperability and automotive-grade reliability.

FAQ

What is the maximum operating temperature range for NL17SG125DFT2G?

The NL17SG125DFT2G is specified for operation from −55 °C to +125 °C ambient temperature, validated per AEC-Q101 stress test conditions. This extended range supports deployment in under-hood automotive environments and industrial control cabinets without derating. The device maintains full DC and AC performance across this range, with parameters such as VIH/VIL and tPD bounded in Tables 2 and 4 of the official datasheet.

Does NL17SG125DFT2G support partial power-down (IOFF) functionality?

Yes, NL17SG125DFT2G includes integrated IOFF circuitry that actively blocks current flow between input (A) and output (Y) terminals when VCC = 0 V, regardless of OE or input voltage states. Measured IOFF leakage is ≤10 µA across −55 °C to +125 °C, enabling safe use in multi-rail systems where subsystems power up/down asynchronously - a key requirement in battery-powered and automotive applications.

What package type is used for NL17SG125DFT2G?

NL17SG125DFT2G uses the SC-88A (also designated SOT-753 or Case 419A) package: a 5-pin, surface-mount, ultra-compact outline measuring 1.6 mm × 1.2 mm × 0.55 mm with 0.5 mm pitch. It is Pb-free, halogen-free, and RoHS compliant. Pin 1 is marked by a dot or beveled edge, and orientation follows JEDEC standard top-thru view with OE on pin 1.

Can NL17SG125DFT2G interface between 1.2 V and 3.3 V logic domains?

Yes, NL17SG125DFT2G is explicitly designed for mixed-voltage interfacing. Its inputs tolerate up to 3.6 V regardless of VCC, allowing a 1.2 V-powered NL17SG125DFT2G to safely accept 3.3 V signals. When VCC = 3.3 V, outputs swing rail-to-rail (VOH ≥ 3.1 V, VOL ≤ 0.2 V at 8 mA), enabling reliable driving of 3.3 V loads. This eliminates external level shifters in many portable and automotive designs.

Is NL17SG125DFT2G qualified for automotive applications?

Yes, NL17SG125DFT2G is AEC-Q101 qualified and PPAP capable, meeting the stress test requirements for discrete semiconductors in automotive electronics. It is rated for operation up to +125 °C and supports automotive body electronics, lighting controls, and ADAS sensor interfaces. The "-Q" suffix variant (e.g., NL17SG125DFT2G-Q) denotes full automotive traceability and change control, but the base NL17SG125DFT2G already carries AEC-Q101 certification per the datasheet revision history.

NL17SG125DFT2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: 5-TSSOP, SC-70-5, SOT-353

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 0.9V ~ 3.6V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-88A (SC-70-5/SOT-353)

NL17SG125DFT2G FAQ

1.How can I place an order for NL17SG125DFT2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SG125DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SG125DFT2G reliable?

The price and inventory of NL17SG125DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SG125DFT2G is usually 5 days.

3.What payment methods are accepted for NL17SG125DFT2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SG125DFT2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SG125DFT2G?

NL17SG125DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SG125DFT2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SG125DFT2G?

For technical support, including NL17SG125DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SG125DFT2G requirements.

6.How does Aetrix verify that NL17SG125DFT2G is sourced from the original manufacturer or authorized distributors?

All NL17SG125DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SG125DFT2G meets industry standards.

7.What is the process for return or replacement of NL17SG125DFT2G?

All NL17SG125DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SG125DFT2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SG125DFT2G part is unused and in its original packaging.

Return procedure for NL17SG125DFT2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…