Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NL17SG126P5T5G

Name: NL17SG126P5T5G
Brand: onsemi
SKU: NL17SG126P5T5G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SG126P5T5G

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: SOT-953

Datasheet:: NL17SG126P5T5G.pdf

Description:: IC BUF NON-INVERT 3.6V SOT953

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,721

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SG126P5T5G from onsemi is a single-channel 3-state bus buffer IC designed for high-speed signal routing in space-constrained digital systems. It operates across 0.9 V to 3.6 V supply, delivers 2.3 ns typical propagation delay at 3.0 V/15 pF, and features 4.6 V overvoltage-tolerant inputs - enabling safe interfacing with higher-voltage logic domains in mixed-supply applications such as portable IoT sensor hubs and low-power microcontroller I/O expansion.

For engineers reviewing the NL17SG126P5T5G datasheet, pinout, applications, or equivalent options, key selection criteria include its ultra-small SOT-953 package (1.0 × 0.8 mm), rail-to-rail input tolerance, sub-1 µA quiescent current, and guaranteed 3-state output leakage <10 µA - critical for battery-powered systems requiring deep-sleep isolation and voltage-level translation without level shifters.

Technical Context

The NL17SG126P5T5G implements a CMOS-based non-inverting buffer with active-low 3-state enable (OE), supporting bidirectional bus control in compact logic interfaces. Its input stage includes robust ESD protection (HBM >2 kV) and overvoltage tolerance up to 4.6 V independent of V_CC, allowing direct connection to 5 V or 3.3 V signals while powered from 1.2 V or 1.8 V rails.

Propagation delay varies predictably with supply voltage and load: 2.1 ns (typ) at 3.3 V/15 pF, 4.0 ns (typ) at 1.8 V/15 pF, and 12.6 ns (typ) at 0.9 V/15 pF - enabling precise timing budgeting across ultra-low-voltage operation. Output drive strength is specified at ±8 mA (V_CC ≥ 2.3 V), with VOL ≤ 0.4 V and VOH ≥ V_CC − 0.4 V under full load.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.9 V to 3.6 V - supports direct integration into 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level-shifting circuitry.
t_PD (Typ)	2.3 ns at V_CC = 3.0 V, C_L = 15 pF - enables >200 MHz data rates in point-to-point buffering with tight setup/hold margins.
Input Overvoltage Tolerance	4.6 V - permits safe connection to legacy 5 V or 3.3 V outputs while V_CC is as low as 0.9 V, eliminating external clamping diodes.
I_CC (Max)	10 µA at V_CC = 3.6 V, T_A = 25°C - ensures negligible static power draw in always-on monitoring nodes and wake-up signal paths.
3-State Leakage (I_OZ)	10 µA max at V_CC = 0.9–3.6 V - guarantees reliable bus isolation during sleep mode, preventing unintended current paths in multi-drop configurations.
Output Drive	±8 mA at V_CC ≥ 3.0 V - sufficient to drive 15 pF loads with <0.4 V VOL and >2.75 V VOH, meeting LVTTL and LVCMOS interface requirements.
ESD Rating	HBM >2000 V - exceeds JEDEC JS-001 Class 2, reducing need for external ESD protection in handheld and industrial edge devices.

Pinout & Package

SOT-953 (Case 527AE), ultra-small 5-pin package measuring 1.0 mm × 0.8 mm × 0.5 mm, optimized for high-density PCB layouts in wearables and miniature modules.

Pin/Terminal	Circuit Role	Design Meaning
1 - OE	Active-Low Output Enable	Drives output Y to high-impedance state when high; enables buffer pass-through when low - used for bus arbitration and power-gated signal routing.
2 - IN A	Non-Inverting Data Input	Accepts logic signals up to 4.6 V regardless of V_CC; compatible with mixed-voltage system interconnects without external resistors.
3 - GND	Ground Reference	Primary return path for input/output currents; must be connected to system ground plane with low-inductance trace for noise immunity.
4 - V_CC	Positive Supply	Supplies internal logic and output drivers; bypass capacitor (100 nF) required within 2 mm for stable high-speed operation.
5 - OUT Y	Buffered Non-Inverting Output	Delivers rail-aligned output matching V_CC domain; sinks or sources up to ±8 mA while maintaining VOL/VOH specs under load.

Key Features

Feature	Design Value
Rail-to-rail overvoltage-tolerant inputs	4.6 V absolute max input voltage independent of V_CC, enabling interoperability across 0.9–3.6 V supply domains without level shifters.
Ultra-low quiescent current	1.0 µA typical ICC at V_CC = 3.6 V - extends battery life in always-on sensor nodes and real-time clock backup paths.
Sub-3 ns propagation delay at 3 V	2.1 ns (typ) t_PD at V_CC = 3.0 V, C_L = 15 pF - supports high-speed serial control lines (e.g., SPI chip select, I²C address lines) with minimal latency.
Pb-free and halide-free construction	RoHS-compliant SOT-953 package with MSL Level 1 rating - eliminates moisture sensitivity concerns and supports lead-free reflow without baking.
Guaranteed 3-state output isolation	I_OZ ≤ 10 µA across full temperature range (−55°C to +125°C) - ensures reliable bus contention avoidance in automotive body control modules.

Applications

IoT Sensor Node Interface	Low-Power Microcontroller I/O Expansion
Use Scenario: Isolating and buffering analog sensor ADC reference signals or digital interrupt lines between a 1.8 V MCU and 3.3 V sensor subsystem. IC Role / Device Role / Timing Role: Acts as a voltage-domain translator and bus isolator, enabling clean signal handoff without level-shifter components or timing skew. Use Value: Eliminates two external MOSFET-based level shifters per channel, reducing BOM count by 66% and PCB area by 0.8 mm² per interface.	Use Scenario: Driving multiple peripheral enable lines (e.g., display backlight, SD card power, BLE radio reset) from a single GPIO pin on an ARM Cortex-M0+ MCU. IC Role / Device Role / Timing Role: Provides fan-out buffering with independent 3-state control, allowing dynamic power gating of peripherals without software overhead. Use Value: Reduces GPIO pin count requirement by 4×, enabling use of smaller 32-pin MCU packages while maintaining independent peripheral control timing.
Wearable Device Power Sequencing	Automotive Body Control Module Signal Conditioning
Use Scenario: Controlling power-up sequencing of RF transceiver, PMIC, and memory in a hearable device where supply ramp rates differ across domains. IC Role / Device Role / Timing Role: Delays and gates enable signals using RC-filtered OE inputs, providing deterministic startup timing without firmware intervention. Use Value: Replaces discrete RC+transistor timing circuits, cutting component count by 5 parts and improving thermal stability over temperature.	Use Scenario: Buffering LIN bus wake-up pulses and diagnostic response signals in door module ECUs operating across −40°C to +105°C ambient. IC Role / Device Role / Timing Role: Provides ESD-hardened, temperature-stable signal conditioning with guaranteed 3-state leakage <10 µA at 125°C junction temp. Use Value: Meets ISO 10605 ESD immunity requirements without external TVS diodes, reducing layout complexity and cost in ASIL-B compliant designs.

IoT Sensor Node Interface

Low-Power Microcontroller I/O Expansion

Use Scenario: Isolating and buffering analog sensor ADC reference signals or digital interrupt lines between a 1.8 V MCU and 3.3 V sensor subsystem.

IC Role / Device Role / Timing Role: Acts as a voltage-domain translator and bus isolator, enabling clean signal handoff without level-shifter components or timing skew.

Use Value: Eliminates two external MOSFET-based level shifters per channel, reducing BOM count by 66% and PCB area by 0.8 mm² per interface.

Use Scenario: Driving multiple peripheral enable lines (e.g., display backlight, SD card power, BLE radio reset) from a single GPIO pin on an ARM Cortex-M0+ MCU.

IC Role / Device Role / Timing Role: Provides fan-out buffering with independent 3-state control, allowing dynamic power gating of peripherals without software overhead.

Use Value: Reduces GPIO pin count requirement by 4×, enabling use of smaller 32-pin MCU packages while maintaining independent peripheral control timing.

Wearable Device Power Sequencing

Automotive Body Control Module Signal Conditioning

Use Scenario: Controlling power-up sequencing of RF transceiver, PMIC, and memory in a hearable device where supply ramp rates differ across domains.

IC Role / Device Role / Timing Role: Delays and gates enable signals using RC-filtered OE inputs, providing deterministic startup timing without firmware intervention.

Use Value: Replaces discrete RC+transistor timing circuits, cutting component count by 5 parts and improving thermal stability over temperature.

Use Scenario: Buffering LIN bus wake-up pulses and diagnostic response signals in door module ECUs operating across −40°C to +105°C ambient.

IC Role / Device Role / Timing Role: Provides ESD-hardened, temperature-stable signal conditioning with guaranteed 3-state leakage <10 µA at 125°C junction temp.

Use Value: Meets ISO 10605 ESD immunity requirements without external TVS diodes, reducing layout complexity and cost in ASIL-B compliant designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G125DBVR	Wider V_CC range (1.65–5.5 V); higher drive (±32 mA); larger SC-70-5 package (2.0 × 1.25 mm).	Better suited for 5 V-tolerant industrial I/O but requires PCB redesign due to 2.5× larger footprint and different pinout.	Select when 5 V system compatibility and higher drive strength outweigh size constraints.
74LVC1G17GW,125	Schmitt-trigger input (hysteresis ~0.3 V); same SOT-353 package; V_CC = 1.65–5.5 V.	Improves noise immunity on slow-rising signals (e.g., mechanical switch debouncing) but lacks 4.6 V OVT capability.	Choose for noisy environments with marginal signal rise times; avoid if interfacing to overvoltage sources.

Compared with SN74LVC1G125DBVR and 74LVC1G17GW,125, the NL17SG126P5T5G uniquely combines sub-1 mm² footprint, 0.9 V minimum operation, and 4.6 V input tolerance - making it the only option for ultra-dense, multi-voltage, battery-critical designs where board space and voltage flexibility are non-negotiable.

Availability

NL17SG126P5T5G is available at Aetrix Electronics and suitable for IoT sensor node interface, low-power microcontroller I/O expansion, and wearable device power sequencing requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for NL17SG126P5T5G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications - with core expertise in power management, analog, sensors, and logic.

The NL17SG126P5T5G belongs to the MiniGate™ ultra-low-power logic family, engineered specifically for miniaturized, battery-operated electronics where supply voltage scalability, space efficiency, and mixed-signal interoperability are primary design constraints.

FAQ

What is the maximum input voltage the NL17SG126P5T5G can tolerate when V_CC = 1.2 V?

The NL17SG126P5T5G supports up to 4.6 V on its input pins regardless of V_CC level - meaning it safely accepts 3.3 V or 5 V logic signals even when powered from 1.2 V. This overvoltage tolerance eliminates external clamping diodes in mixed-voltage systems and is verified per the Absolute Maximum Ratings table (VIN = −0.5 V to +4.6 V).

Does the NL17SG126P5T5G require external pull-up or pull-down resistors on the OE pin?

No, the NL17SG126P5T5G does not require external biasing on the OE pin. Its input structure includes internal weak pull-down (typical 100 kΩ) ensuring default high-impedance output state during power-up or floating conditions. External resistors are only needed if precise timing-controlled assertion is required beyond the internal default behavior.

Can the NL17SG126P5T5G operate reliably at −55°C?

Yes, the NL17SG126P5T5G is fully specified from −55°C to +125°C ambient temperature. DC electrical characteristics including VIH/VIL thresholds, VOL/VOH levels, and 3-state leakage (IOZ ≤ 10 µA) are guaranteed across this full range, making it suitable for extended-temperature automotive and industrial deployments.

What is the recommended PCB pad layout for the SOT-953 package of the NL17SG126P5T5G?

Use the solder footprint defined in onsemi's Package Dimensions document (Case 527AE, Issue E): 0.35 mm pitch, 0.15 mm wide pads with 0.20 mm spacing. Thermal relief vias under the GND pad are optional but recommended for improved heat dissipation in high-duty-cycle applications. Avoid solder mask defined (SMD) pads to prevent bridging.

How does the NL17SG126P5T5G compare to standard 74LVC-series buffers in terms of power consumption?

The NL17SG126P5T5G draws only 1.0 µA typical ICC at 3.6 V - over 100× lower than typical 74LVC1G125 (100 µA). This ultra-low quiescent current is achieved via optimized process and gate design, making NL17SG126P5T5G ideal for always-on battery monitoring, RTC backup paths, and other energy-critical functions where standard LVC buffers would drain capacity prematurely.

NL17SG126P5T5G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: MiniGate™

Package/Case:: SOT-953

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 1

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 0.9V ~ 3.6V

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-953

NL17SG126P5T5G FAQ

1.How can I place an order for NL17SG126P5T5G through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SG126P5T5G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SG126P5T5G reliable?

The price and inventory of NL17SG126P5T5G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SG126P5T5G is usually 5 days.

3.What payment methods are accepted for NL17SG126P5T5G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SG126P5T5G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SG126P5T5G?

NL17SG126P5T5G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SG126P5T5G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SG126P5T5G?

For technical support, including NL17SG126P5T5G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SG126P5T5G requirements.

6.How does Aetrix verify that NL17SG126P5T5G is sourced from the original manufacturer or authorized distributors?

All NL17SG126P5T5G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SG126P5T5G meets industry standards.

7.What is the process for return or replacement of NL17SG126P5T5G?

All NL17SG126P5T5G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SG126P5T5G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SG126P5T5G part is unused and in its original packaging.

Return procedure for NL17SG126P5T5G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…