onsemi NL17SG14DFT2G
- Part No.:
- NL17SG14DFT2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NL17SG14DFT2G.pdf
- Description:
- IC INVERT SCHMITT 1CH 1INP SC88A
- Quantity:
- Payment:

- Shipping:

Inventory:5,793
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL17SG14DFT2G from onsemi is a single-channel Schmitt-trigger inverter IC designed for ultra-low-voltage digital signal conditioning in space-constrained applications. It operates across 0.9 V to 3.6 V supply, delivers 2.4 ns typical propagation delay at 3.0 V/15 pF, supports input/output overvoltage tolerance up to 3.6 V, and features IOFF partial power-down protection. It is used in automotive sensor interface circuits requiring noise-immune signal inversion.
For engineers reviewing the NL17SG14DFT2G datasheet, pinout, applications, or equivalent options, this page provides verified package mapping (SC-88A), confirmed Schmitt-trigger hysteresis values (0.49 V min at 3.0 V), AEC-Q100 qualification status, and real-world timing behavior under varying load and temperature conditions.
Technical Context
The NL17SG14DFT2G implements a single CMOS inverter with hysteresis via internal positive feedback, enabling robust noise rejection on slow or noisy input signals. Its input threshold voltages are rail-proportional: VT+ = 2.24 V and VT− = 1.13 V at VCC = 3.0 V, yielding 1.11 V hysteresis - critical for debouncing mechanical switches or cleaning analog-sourced logic transitions.
It supports true tri-state-compatible operation only when externally enabled (not inherent), but includes IOFF circuitry that isolates inputs/outputs during power-down (VCC = 0 V), limiting leakage to ≤10 µA. The device is rated for −55 °C to +125 °C operation and meets AEC-Q100 Grade 1 requirements per its −Q suffix designation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 0.9 V to 3.6 V - enables direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| tPLH/tPHL (Typ) | 2.4 ns at VCC = 3.0 V, CL = 15 pF - ensures fast response in high-speed sensor wake-up or clock edge shaping paths. |
| Input Hysteresis (VH) | 0.49 V min at VCC = 3.0 V - provides ≥150 mV noise margin against EMI in automotive body control modules. |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents back-powering of upstream circuitry during system sleep modes. |
| Overvoltage Tolerance | Inputs/outputs withstand up to 3.6 V regardless of VCC - allows safe interfacing with 3.3 V signals even when powered from 1.8 V. |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive and industrial motor control environments. |
| ESD Rating | HBM ±2000 V - sufficient for handling in standard assembly lines without special ESD controls. |
Pinout & Package
Package: SC-88A (SOT-353), 5-pin, 1.25 mm × 2.1 mm × 0.95 mm, moisture sensitivity level 1, Pb-free and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No Connect (NC) | Internally unconnected - must be left floating or tied to GND per layout best practice; no electrical function. |
| 2 | Input (A) | Schmitt-trigger input - accepts slow-rising/falling signals; hysteresis prevents chatter on marginal transitions. |
| 3 | GND | Ground reference - serves as return path for both supply and signal currents; requires low-impedance PCB connection. |
| 4 | VCC | Positive supply - powers internal logic; decoupling capacitor (0.1 µF) required within 2 mm of this pin. |
| 5 | Output (Y) | Inverted output - drives CMOS loads up to ±8 mA; rail-to-rail swing with VOH ≥ 2.48 V and VOL ≤ 0.4 V at VCC = 3.0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (0.9–3.6 V) | Eliminates need for separate voltage regulators in multi-rail battery-powered systems like tire pressure sensors. |
| 2.4 ns propagation delay (3.0 V) | Enables use in timing-critical signal conditioning for CAN/LIN transceiver enable strobes or PWM edge alignment. |
| Input overvoltage tolerance (3.6 V) | Permits direct connection to 3.3 V microcontroller GPIOs while operating from 1.8 V supply - no external clamping diodes needed. |
| IOFF partial power-down | Prevents current leakage through NL17SG14DFT2G when main supply is off - essential for low-quiescent-current always-on subsystems. |
| AEC-Q100 qualified (−Q variant) | Validated for automotive applications including door module switch interfaces and HVAC actuator feedback conditioning. |
Applications
| Automotive Door Switch Interface | Industrial Pushbutton Debounce |
|---|---|
|
Use Scenario: Mechanical door latch switch outputs noisy, slow-rising signals subject to contact bounce and EMI in vehicle cabin environments. IC Role / Device Role / Timing Role: NL17SG14DFT2G acts as a Schmitt-trigger inverter to clean and invert the switch signal before routing to MCU GPIO. Use Value: 1.11 V hysteresis at 3.0 V suppresses >100 µs bounce transients; IOFF prevents backfeed into 1.8 V domain when MCU is asleep. |
Use Scenario: Factory floor pushbuttons generate erratic edges due to vibration and long cable runs, causing false triggers in PLC input cards. IC Role / Device Role / Timing Role: NL17SG14DFT2G conditions raw button signal into clean, monotonic logic transition for downstream FPGA sampling. Use Value: Input thresholds (VT+ = 2.24 V, VT− = 1.13 V) provide deterministic switching independent of rise time; SC-88A footprint saves board area in dense I/O modules. |
| Low-Power Sensor Wake-Up Circuit | Medical Wearable Signal Inversion |
|
Use Scenario: Battery-operated motion sensor uses analog comparator output to trigger MCU wake-up, but comparator lacks hysteresis. IC Role / Device Role / Timing Role: NL17SG14DFT2G adds Schmitt-trigger behavior and inverts polarity to match MCU interrupt logic polarity requirements. Use Value: 0.5 µA max ICC at 0.9 V enables <1 µW static power contribution; 0.9 V operation extends battery life in coin-cell-powered devices. |
Use Scenario: ECG front-end ASIC outputs inverted analog-derived logic pulses; wearable host MCU expects non-inverted active-high timing markers. IC Role / Device Role / Timing Role: NL17SG14DFT2G restores correct pulse polarity while adding noise immunity to prevent spurious interrupts during RF exposure. Use Value: 2.4 ns delay introduces negligible latency (<0.1% of typical 3 ms heartbeat interval); UDFN6 option available for ultra-thin flex PCB integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Schmitt-trigger inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G14DBVR | Wider VCC range (1.65–5.5 V); higher drive strength (±32 mA); no IOFF; not AEC-Q100 qualified. | Requires ≥1.65 V supply; unsuitable for sub-1.65 V battery systems or automotive PPAP programs. | Select when interfacing with 5 V logic or needing higher sink/source current; avoid for automotive or ultra-low-VCC designs. |
| MC74VHC1G14DTT1G | Same SC-88A package; VCC = 2.0–5.5 V; propagation delay ~7.5 ns at 3.3 V; no IOFF; AEC-Q100 Grade 2 qualified. | Cannot operate below 2.0 V; slower timing limits use in high-frequency edge detection; lacks power-down isolation. | Use where 3.3 V operation is guaranteed and AEC-Q100 Grade 2 suffices; not viable for 1.2 V/1.8 V domains or partial-power-down architectures. |
Compared with SN74LVC1G14DBVR and MC74VHC1G14DTT1G, the NL17SG14DFT2G uniquely supports 0.9 V operation, includes IOFF for zero-leakage power-down, and carries full AEC-Q100 Grade 1 qualification - making it the only choice for automotive body electronics running from single-cell LiFePO₄ or energy-harvesting sources.
Availability
NL17SG14DFT2G is available at Aetrix Electronics and suitable for automotive body control units, industrial human-machine interface panels, and medical wearable signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NL17SG14DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and IoT applications.
The NL17SG14DFT2G belongs to onsemi's TinyLogic® family of ultra-small logic ICs, engineered specifically for space- and power-constrained embedded systems where traditional logic families cannot fit or meet voltage requirements.
FAQ
What is the minimum supply voltage required for reliable operation of the NL17SG14DFT2G?
The NL17SG14DFT2G is fully specified down to 0.9 V VCC, with functional operation confirmed across −55 °C to +125 °C at this voltage. At 0.9 V, input thresholds are VT+ = 0.7 V and VT− = 0.23 V, providing 0.47 V hysteresis. Propagation delay increases to 38 ns (typical) at CL = 10 pF, but logic functionality remains intact - making NL17SG14DFT2G suitable for single-cell lithium or energy-harvesting applications.
Does the NL17SG14DFT2G support true tri-state output functionality?
No, the NL17SG14DFT2G does not feature a tri-state output. It is a standard push-pull inverter with active-high and active-low output states only. However, its IOFF circuitry provides partial power-down protection: when VCC = 0 V, input and output terminals are internally isolated, limiting leakage to ≤10 µA - a key distinction from tri-state but sufficient for many low-power sequencing use cases involving NL17SG14DFT2G.
Is the NL17SG14DFT2G pin-compatible with other TinyLogic inverters in SC-88A packages?
Yes, the NL17SG14DFT2G shares identical SC-88A pinout (Pin 1 = NC, Pin 2 = A, Pin 3 = GND, Pin 4 = VCC, Pin 5 = Y) with other single-gate TinyLogic devices such as NL17SZ04 and NL17SV04. This allows drop-in replacement in layouts where logic function change (e.g., inverter vs. buffer) is acceptable - though electrical parameters (thresholds, delay, drive) differ and must be re-validated for each NL17SG14DFT2G application.
What is the maximum capacitive load the NL17SG14DFT2G can drive while maintaining specified timing?
The NL17SG14DFT2G is characterized up to CL = 30 pF in its datasheet, with tPLH/tPHL = 2.6 ns (typ) at VCC = 3.0 V. Driving loads >30 pF increases delay nonlinearly and may cause undershoot/overshoot beyond ±0.3 V. For reliable 2.4 ns performance, keep total load (including trace capacitance and probe effects) ≤15 pF. If higher capacitance is unavoidable, derate timing margins using the CL = 30 pF data point for NL17SG14DFT2G worst-case analysis.
How is AEC-Q100 qualification reflected in the NL17SG14DFT2G part number?
The "−Q" suffix in NL17SG14DFT2G−Q* explicitly denotes AEC-Q100 qualification and PPAP capability. This variant undergoes additional stress testing (temperature cycling, HTOL, ESD) per Grade 1 requirements (−40 °C to +125 °C ambient), uses controlled wafer lots and traceable materials, and ships with full PPAP documentation - distinguishing it from commercial-grade NL17SG14DFT2G without the −Q suffix, which is not certified for automotive use.
NL17SG14DFT2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- MiniGate™
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 0.9V ~ 3.6V
- Current - Quiescent (Max):
- 500 nA
- Current - Output High, Low:
- 8mA, 8mA
- Input Logic Level - Low:
- 0.09V ~ 0.95V
- Input Logic Level - High:
- 0.86V ~ 2.05V
- Max Propagation Delay @ V, Max CL:
- 5.2ns @ 3.3V, 30pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NL17SG14DFT2G FAQ
1.How can I place an order for NL17SG14DFT2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NL17SG14DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL17SG14DFT2G reliable?
The price and inventory of NL17SG14DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SG14DFT2G is usually 5 days.
3.What payment methods are accepted for NL17SG14DFT2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SG14DFT2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL17SG14DFT2G?
NL17SG14DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL17SG14DFT2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL17SG14DFT2G?
For technical support, including NL17SG14DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SG14DFT2G requirements.
6.How does Aetrix verify that NL17SG14DFT2G is sourced from the original manufacturer or authorized distributors?
All NL17SG14DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SG14DFT2G meets industry standards.
7.What is the process for return or replacement of NL17SG14DFT2G?
All NL17SG14DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SG14DFT2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL17SG14DFT2G part is unused and in its original packaging.
Return procedure for NL17SG14DFT2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL17SG14DFT2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

