Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL17SV00XV5T2G

Name: NL17SV00XV5T2G
Brand: onsemi
SKU: NL17SV00XV5T2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SV00XV5T2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SOT-553

Datasheet:: NL17SV00XV5T2G.pdf

Description:: IC GATE NAND 1CH 2-INP SOT553

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,863

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SV00XV5T2G from onsemi is a single 2-input NAND gate optimized for ultra-low-voltage operation (0.9 V to 3.6 V), delivering 1.5 ns propagation delay at 3.3 V, ±24 mA I_O drive capability, and over-voltage tolerant inputs/outputs up to 3.6 V - deployed in battery-powered IoT sensor nodes for logic-level translation and signal conditioning.

For engineers reviewing the NL17SV00XV5T2G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage flexibility (0.9–3.6 V), IOFF-enabled partial power-down protection, SOT-553 footprint compatibility, and guaranteed performance across −55°C to +125°C industrial temperature range.

Technical Context

The NL17SV00XV5T2G implements standard TTL-compatible NAND logic with active-high inputs and active-low output, operating across a single-supply rail without level-shifting circuitry. Its IOFF feature disables input/output leakage paths when V_CC = 0 V, enabling safe back-driving in partial-power-down systems.

Propagation delay is characterized under defined load conditions (R_L = 500 Ω, C_L = 30 pF) and scales predictably with supply voltage: 2.3 ns at 1.8 V, 1.8 ns at 2.5 V, and 1.5 ns at 3.3 V. Input thresholds track V_CC (VIH = 0.65×V_CC, VIL = 0.35×V_CC) across the full operating range.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.9 V to 3.6 V - supports direct interface with 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without external translators.
t_PD (Typ)	1.5 ns at V_CC = 3.3 V, R_L = 500 Ω, C_L = 30 pF - enables high-speed control signaling in real-time sensor fusion subsystems.
I_O Drive	±24 mA at V_CC = 3.3 V - sufficient to directly drive multiple 74LVC inputs or small LED indicators without buffering.
Input Tolerance	Inputs/outputs rated to 3.6 V regardless of V_CC - allows safe interfacing with higher-voltage peripherals in mixed-rail systems.
IOFF Support	Active when V_CC = 0 V - prevents current backflow and data corruption during hot-swap or sleep-mode transitions.
Operating Temp	−55°C to +125°C - qualified for under-hood automotive modules, industrial PLC I/O, and outdoor edge-node deployments.
Package	SOT-553 (1.6 mm × 1.2 mm × 0.6 mm) - ultra-compact 5-pin footprint ideal for space-constrained wearable and portable designs.

Pinout & Package

SOT-553 package: 1.6 mm × 1.2 mm × 0.6 mm body, 5-pin leaded surface-mount, moisture sensitivity level 1, Pb-free and RoHS compliant.

Pin/Terminal	Circuit Role	Design Meaning
1	A (Input)	First NAND input; accepts 0.9–3.6 V logic signals independent of V_CC value.
2	GND	Ground reference for all internal circuitry and I/O; must be low-impedance connection.
3	B (Input)	Second NAND input; electrically identical to Pin 1 with same voltage tolerance and threshold behavior.
4	Y (Output)	Active-low NAND output; sinks or sources up to ±24 mA at 3.3 V with rail-to-rail swing.
5	V_CC	Positive supply rail; powers internal logic and defines input thresholds and output drive strength.

Key Features

Feature	Design Value
Wide V_CC range	Operates from 0.9 V to 3.6 V - eliminates need for separate voltage regulators in multi-supply systems.
Low propagation delay	1.5 ns typical at 3.3 V - meets timing budgets for sub-10 ns control loops in motor drivers and power sequencers.
Over-voltage tolerant I/O	Withstands 3.6 V on any pin regardless of V_CC - enables robust communication with legacy 3.3 V peripherals in 1.8 V systems.
IOFF partial power-down	Blocks >99% of I/O leakage when V_CC = 0 V - preserves system integrity during firmware updates or brown-out recovery.
High drive strength	±24 mA output at 3.3 V - reduces BOM count by eliminating external buffers for fanout >4 LVC loads.

Applications

Industrial Sensor Interface	Wearable Device Power Control
Use Scenario: Signal conditioning and enable logic for MEMS accelerometer and environmental sensor clusters in factory-floor monitoring nodes. IC Role / Device Role / Timing Role: NAND gate implementing wake-up trigger arbitration between motion-detect and timer-interrupt signals. Use Value: 0.9 V minimum V_CC allows direct connection to coin-cell-supplied sensor rails; IOFF prevents current leakage during deep-sleep mode.	Use Scenario: Power sequencing control for OLED display backlight and Bluetooth LE radio in fitness trackers. IC Role / Device Role / Timing Role: Active-low enable gate coordinating reset assertion and peripheral power-up order. Use Value: 1.5 ns t_PD ensures deterministic timing margin for sub-microsecond power-state transitions; SOT-553 footprint saves PCB area.
Automotive Body Controller	Medical Diagnostic Handheld
Use Scenario: Logic-level translation between 5 V LIN transceiver outputs and 3.3 V microcontroller GPIO in door module ECUs. IC Role / Device Role / Timing Role: Voltage-tolerant NAND performing signal inversion and noise filtering on wake-line inputs. Use Value: 3.6 V input tolerance eliminates external clamping diodes; AEC-Q100 qualification ensures reliability in under-dash environments.	Use Scenario: Battery-status indicator logic and button-debounce circuitry in portable ECG analyzers. IC Role / Device Role / Timing Role: NAND-based SR latch debouncing mechanical pushbuttons while driving status LEDs. Use Value: −55°C to +125°C rating supports sterilization cycles and cold-storage transport; low ICC (<5 µA) extends single-charge battery life.

Industrial Sensor Interface

Wearable Device Power Control

Use Scenario: Signal conditioning and enable logic for MEMS accelerometer and environmental sensor clusters in factory-floor monitoring nodes.

IC Role / Device Role / Timing Role: NAND gate implementing wake-up trigger arbitration between motion-detect and timer-interrupt signals.

Use Value: 0.9 V minimum V_CC allows direct connection to coin-cell-supplied sensor rails; IOFF prevents current leakage during deep-sleep mode.

Use Scenario: Power sequencing control for OLED display backlight and Bluetooth LE radio in fitness trackers.

IC Role / Device Role / Timing Role: Active-low enable gate coordinating reset assertion and peripheral power-up order.

Use Value: 1.5 ns t_PD ensures deterministic timing margin for sub-microsecond power-state transitions; SOT-553 footprint saves PCB area.

Automotive Body Controller

Medical Diagnostic Handheld

Use Scenario: Logic-level translation between 5 V LIN transceiver outputs and 3.3 V microcontroller GPIO in door module ECUs.

IC Role / Device Role / Timing Role: Voltage-tolerant NAND performing signal inversion and noise filtering on wake-line inputs.

Use Value: 3.6 V input tolerance eliminates external clamping diodes; AEC-Q100 qualification ensures reliability in under-dash environments.

Use Scenario: Battery-status indicator logic and button-debounce circuitry in portable ECG analyzers.

IC Role / Device Role / Timing Role: NAND-based SR latch debouncing mechanical pushbuttons while driving status LEDs.

Use Value: −55°C to +125°C rating supports sterilization cycles and cold-storage transport; low ICC (<5 µA) extends single-charge battery life.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G00DBVR	Wider V_CC range (1.65–5.5 V); higher t_PD (3.7 ns @ 3.3 V); no IOFF support.	Requires ≥1.65 V supply; unsuitable for 0.9–1.5 V battery rails or partial-power-down systems.	Select when interfacing with 5 V peripherals and IOFF is not required.
NC7SZ00P5X	Same 0.9–3.6 V range and SOT-553 package; slightly slower t_PD (2.0 ns @ 3.3 V); lower I_O (±16 mA).	Marginally reduced drive strength limits fanout in high-capacitance routing; otherwise drop-in compatible.	Select when cost sensitivity outweighs 0.5 ns timing advantage and 8 mA drive headroom.

Compared with SN74LVC1G00DBVR and NC7SZ00P5X, the NL17SV00XV5T2G uniquely combines sub-1 V operation, IOFF protection, and 1.5 ns speed - making it the only choice for ultra-low-power, mixed-rail, and hot-swap-critical designs where supply sequencing and leakage control are non-negotiable.

Availability

NL17SV00XV5T2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, wearable device power control, automotive body controllers, medical diagnostic handhelds, and battery-backed real-time clock supervisors requiring stable component supply across extended temperature and voltage ranges.

Supply support for NL17SV00XV5T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

The NL17SV00XV5T2G belongs to onsemi's NanoLogic™ family of ultra-small, low-voltage logic gates engineered for space- and power-constrained edge devices requiring robust operation across wide voltage and temperature extremes.

FAQ

What is the minimum supply voltage for reliable operation of the NL17SV00XV5T2G?

The NL17SV00XV5T2G is fully specified down to 0.9 V V_CC, with guaranteed functionality including VIH/VIL thresholds, propagation delay, and output drive strength across −55°C to +125°C. Below 0.9 V, timing and logic levels are not characterized; operation at 0.8 V may occur but lacks datasheet validation and is not recommended for production designs.

Does the NL17SV00XV5T2G support partial power-down via IOFF, and how does it behave when V_CC = 0 V?

Yes, the NL17SV00XV5T2G features IOFF circuitry that actively disables input and output paths when V_CC = 0 V. Measured IOFF leakage is ≤5.0 µA per pin at 3.6 V applied to inputs or outputs, preventing back-current flow and ensuring signal integrity during hot-swap or deep-sleep states - a critical capability confirmed in the DC Electrical Characteristics table on page 4 of the NL17SV00XV5T2G datasheet.

What is the exact pinout configuration for the NL17SV00XV5T2G in its SOT-553 package?

The NL17SV00XV5T2G uses the standard SOT-553 pinout: Pin 1 = A (input), Pin 2 = GND, Pin 3 = B (input), Pin 4 = Y (output), Pin 5 = V_CC. This assignment is explicitly shown in Figure 2 (Pinout, Top View) and verified in the PIN ASSIGNMENT table on page 2 of the official NL17SV00XV5T2G datasheet, with marking "UH" laser-etched on the top surface.

Can the NL17SV00XV5T2G safely interface with 5 V logic signals?

No - the NL17SV00XV5T2G inputs and outputs are rated for a maximum of 3.6 V, as stated in the MAXIMUM RATINGS table (VIN, VOUT = −0.5 V to +4.3 V absolute max, but functional operation limited to 3.6 V). Direct connection to 5 V signals risks damage or undefined behavior; level-shifting circuitry or a 5 V-tolerant alternative such as SN74LVC1G00 is required for 5 V system integration.

Is the NL17SV00XV5T2G qualified for automotive applications?

The base NL17SV00XV5T2G is not automotive-qualified; however, the NLV17SV00XV5T2G variant (with NLV prefix) is AEC-Q100 Grade 1 qualified (−40°C to +125°C) and PPAP capable. The NL17SV00XV5T2G itself is rated for −55°C to +125°C and used in industrial and extended-temperature commercial applications, but lacks the automotive-specific stress testing and documentation required for vehicle deployment.

NL17SV00XV5T2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 17SV

Package/Case:: SOT-553

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: NAND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 0.9V ~ 3.6V

Current - Quiescent (Max):: 900 nA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 2.3ns @ 3V, 30pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-553

NL17SV00XV5T2G FAQ

1.How can I place an order for NL17SV00XV5T2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SV00XV5T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SV00XV5T2G reliable?

The price and inventory of NL17SV00XV5T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SV00XV5T2G is usually 5 days.

3.What payment methods are accepted for NL17SV00XV5T2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SV00XV5T2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SV00XV5T2G?

NL17SV00XV5T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SV00XV5T2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SV00XV5T2G?

For technical support, including NL17SV00XV5T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SV00XV5T2G requirements.

6.How does Aetrix verify that NL17SV00XV5T2G is sourced from the original manufacturer or authorized distributors?

All NL17SV00XV5T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SV00XV5T2G meets industry standards.

7.What is the process for return or replacement of NL17SV00XV5T2G?

All NL17SV00XV5T2G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SV00XV5T2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SV00XV5T2G part is unused and in its original packaging.

Return procedure for NL17SV00XV5T2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…