Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL17SV02XV5T2

Name: NL17SV02XV5T2
Brand: onsemi
SKU: NL17SV02XV5T2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SV02XV5T2

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SOT-553

Datasheet:: NL17SV02XV5T2.pdf

Description:: IC GATE NOR 1CH 2-INP SOT553

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,997

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SV02XV5T2 from onsemi is a single 2-input NOR gate logic IC designed for ultra-low-voltage operation (0.9 V to 3.6 V), delivering 1.5 ns propagation delay at 3.3 V, ±24 mA I_O drive capability, and over-voltage tolerant inputs/outputs up to 3.6 V - used in space-constrained portable power management and level-shifting interfaces.

For engineers reviewing the NL17SV02XV5T2 datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, output drive strength at sub-1.2 V rails, IOFF partial power-down behavior, input over-voltage tolerance, and SOT-553 package thermal performance in high-density PCB layouts.

Technical Context

The NL17SV02XV5T2 implements complementary metal-oxide-semiconductor (CMOS) logic with rail-to-rail input voltage acceptance (0–3.6 V) independent of V_CC, enabling mixed-voltage domain interfacing. Its IOFF circuitry disables both input and output paths when V_CC = 0 V, preventing back-driving in partial power-down states.

Propagation delay is characterized across five V_CC bins (0.9 V to 3.6 V) under defined load conditions (R_L = 500 Ω, C_L = 30 pF), with t_PLH/t_PHL as low as 1.5 ns (typ) at 3.3 V. Input leakage remains ≤ ±0.1 µA and power-off leakage ≤ 5.0 µA over full temperature range (−55 °C to +125 °C).

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	0.9 V to 3.6 V - supports direct interface with 1.0 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters
t_PD (Typ)	1.5 ns at V_CC = 3.3 V, R_L = 500 Ω, C_L = 30 pF - enables high-speed control signaling in battery-powered IoT nodes
I_O Drive	±24 mA at V_CC = 3.3 V - sufficient to directly drive multiple CMOS inputs or small LEDs without external buffers
Input Tolerance	Inputs tolerate up to 3.6 V regardless of V_CC value - allows safe interfacing with higher-voltage peripherals in mixed-rail systems
IOFF Support	Active when V_CC = 0 V - prevents current flow through inputs/outputs during hot-insertion or partial system shutdown
Operating Temp	−55 °C to +125 °C - qualified for automotive under-hood and industrial control environments
Package	SOT-553 (1.6 mm × 1.2 mm × 0.6 mm) - ultra-small footprint for wearable and compact sensor modules

Pinout & Package

SOT-553 (Case 463B) is a 5-pin, leadless surface-mount package with exposed pad option, measuring 1.60 mm × 1.20 mm × 0.60 mm (max height), optimized for thermal dissipation in dense layouts.

Pin/Terminal	Circuit Role	Design Meaning
1	Input A	First NOR operand; accepts 0–3.6 V regardless of V_CC; IOFF-protected
2	GND	Ground reference for logic and power; must be low-impedance connection to minimize noise coupling
3	Input B	Second NOR operand; identical electrical characteristics to Pin 1
4	Output Y	NOR result (Y = A↓B); rail-to-rail swing; ±24 mA sink/source at 3.3 V
5	V_CC	Positive supply; powers internal logic; IOFF activation occurs when V_CC = 0 V

Key Features

Feature	Design Value
Ultra-low V_CC operation	Functional down to 0.9 V - enables integration into energy-harvesting and coin-cell-powered systems
Over-voltage tolerant I/O	Withstands 3.6 V on inputs/outputs at any V_CC from 0.9 V to 3.6 V - eliminates need for external clamping diodes
IOFF partial power-down	Blocks signal path when V_CC = 0 V - critical for hot-swap and multi-rail power sequencing
High-speed propagation	1.5 ns typical delay at 3.3 V - meets timing budgets in real-time sensor fusion and motor control feedback loops
Pb-free & RoHS compliant	Halogen-free/BFR-free construction - satisfies IPC-1752A material declaration and EU REACH requirements

Applications

Low-Power Sensor Interface	Multi-Rail Level Translation
Use Scenario: Interfacing 1.2 V MEMS accelerometer outputs to a 3.3 V microcontroller GPIO with bidirectional wake-up signaling. IC Role / Device Role / Timing Role: NOR gate configured as active-low OR for interrupt aggregation; operates at 1.2 V V_CC while accepting 3.3 V wake signals on inputs. Use Value: Eliminates discrete level-shifters and reduces BOM count by 3 components per node in wireless sensor networks.	Use Scenario: Translating control signals between a 1.8 V FPGA bank and 2.5 V power sequencer in an embedded vision module. IC Role / Device Role / Timing Role: Voltage-agnostic NOR logic element performing enable/disable arbitration; leverages input over-voltage tolerance for 2.5 V inputs at 1.8 V V_CC. Use Value: Achieves <1.8 ns propagation delay with no external biasing, preserving setup/hold margins in 100 MHz clock domains.
Battery-Powered System Reset Logic	Automotive Body Control Module
Use Scenario: Generating system reset pulse from low-battery detection (1.0 V threshold) and manual reset button (3.3 V) in a medical patch monitor. IC Role / Device Role / Timing Role: NOR gate implementing active-low reset combining; powered from regulated 1.0 V LDO; inputs tolerate 3.3 V button signal. Use Value: Enables reliable reset assertion at sub-1.1 V supply while maintaining immunity to ESD transients on mechanical switch lines.	Use Scenario: Implementing door-lock status arbitration logic in AEC-Q100-compliant body controller using 3.3 V supply and CAN transceiver I/O. IC Role / Device Role / Timing Role: NOR-based priority encoder for lock/unlock command resolution; operates across −40 °C to +125 °C ambient with stable t_PD. Use Value: Meets ASIL-B functional safety timing constraints via guaranteed max t_PD of 4.0 ns at 3.3 V and −40 °C.

Low-Power Sensor Interface

Multi-Rail Level Translation

Use Scenario: Interfacing 1.2 V MEMS accelerometer outputs to a 3.3 V microcontroller GPIO with bidirectional wake-up signaling.

IC Role / Device Role / Timing Role: NOR gate configured as active-low OR for interrupt aggregation; operates at 1.2 V V_CC while accepting 3.3 V wake signals on inputs.

Use Value: Eliminates discrete level-shifters and reduces BOM count by 3 components per node in wireless sensor networks.

Use Scenario: Translating control signals between a 1.8 V FPGA bank and 2.5 V power sequencer in an embedded vision module.

IC Role / Device Role / Timing Role: Voltage-agnostic NOR logic element performing enable/disable arbitration; leverages input over-voltage tolerance for 2.5 V inputs at 1.8 V V_CC.

Use Value: Achieves <1.8 ns propagation delay with no external biasing, preserving setup/hold margins in 100 MHz clock domains.

Battery-Powered System Reset Logic

Automotive Body Control Module

Use Scenario: Generating system reset pulse from low-battery detection (1.0 V threshold) and manual reset button (3.3 V) in a medical patch monitor.

IC Role / Device Role / Timing Role: NOR gate implementing active-low reset combining; powered from regulated 1.0 V LDO; inputs tolerate 3.3 V button signal.

Use Value: Enables reliable reset assertion at sub-1.1 V supply while maintaining immunity to ESD transients on mechanical switch lines.

Use Scenario: Implementing door-lock status arbitration logic in AEC-Q100-compliant body controller using 3.3 V supply and CAN transceiver I/O.

IC Role / Device Role / Timing Role: NOR-based priority encoder for lock/unlock command resolution; operates across −40 °C to +125 °C ambient with stable t_PD.

Use Value: Meets ASIL-B functional safety timing constraints via guaranteed max t_PD of 4.0 ns at 3.3 V and −40 °C.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G02DBVR	Wider V_CC range (1.65–5.5 V); 3.7 ns t_PD at 3.3 V; no IOFF; SOT-23-5 package (larger footprint)	Not suitable for sub-1.2 V operation; lacks partial power-down protection	Select when operating exclusively above 1.65 V and board area permits larger SOT-23-5
74AUP1G02GW,125	V_CC = 0.8–3.6 V; 2.3 ns t_PD at 3.3 V; IOFF supported; XSON-6 package (1.2 × 1.0 mm)	Requires 6-pin layout; slightly slower but lower dynamic power (CPD = 12 pF vs. 20 pF)	Select when minimizing dynamic power is prioritized over absolute speed and 5-pin constraint is mandatory

Compared with SN74LVC1G02DBVR and 74AUP1G02GW,125, the NL17SV02XV5T2 uniquely supports 0.9 V operation with 1.5 ns speed and SOT-553 size - making it optimal for next-generation wearables and ultra-low-power edge AI sensors where voltage scaling and board area are co-constrained.

Availability

NL17SV02XV5T2 is available at Aetrix Electronics and suitable for portable medical devices, automotive body electronics, industrial sensor nodes, and battery-powered IoT gateways requiring stable component supply across extended temperature and voltage ranges.

Supply support for NL17SV02XV5T2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NL17SV02XV5T2 belongs to the NL17SV logic family - engineered specifically for ultra-low-voltage, high-speed digital interfacing in space- and power-constrained systems, with emphasis on robustness across mixed-rail environments.

FAQ

What is the minimum operating voltage for the NL17SV02XV5T2?

The NL17SV02XV5T2 guarantees functional operation down to 0.9 V V_CC, with DC electrical characteristics fully specified across 0.9 V to 3.6 V. At 0.9 V, propagation delay increases to 14.4 ns (typ), and output drive reduces to ±100 µA, but logic functionality remains intact - enabling use in energy-harvesting systems where supply voltage dips below 1.0 V during transient conditions. The NL17SV02XV5T2 maintains valid VIH/VIL thresholds even at this minimum rail.

Does the NL17SV02XV5T2 support partial power-down (IOFF)?

Yes, the NL17SV02XV5T2 features integrated IOFF circuitry that automatically disables both input and output paths when V_CC = 0 V. This prevents current backflow from live inputs or outputs into a powered-down section of the system - a critical requirement for hot-plug interfaces and multi-rail power sequencing. Measured IOFF leakage is ≤ 5.0 µA at 3.6 V input/output voltage and −55 °C to +125 °C, ensuring robust isolation without external MOSFET switches.

What is the maximum input voltage the NL17SV02XV5T2 can tolerate?

The NL17SV02XV5T2 inputs are over-voltage tolerant up to 3.6 V regardless of V_CC value - meaning they accept 3.6 V signals even when powered from 0.9 V, 1.2 V, or 1.8 V supplies. This eliminates the need for external clamping diodes or resistive dividers when interfacing with higher-voltage peripherals. The specification is validated across −55 °C to +125 °C and is not dependent on V_CC being present or stable.

Which package does the NL17SV02XV5T2 use, and what are its dimensions?

The NL17SV02XV5T2 uses the SOT-553 package (Case 463B), a 5-pin, leadless surface-mount outline measuring 1.60 mm × 1.20 mm × 0.60 mm (max height). It features a standard pinout: Pin 1 = Input A, Pin 2 = GND, Pin 3 = Input B, Pin 4 = Output Y, Pin 5 = V_CC. Thermal resistance (θ_JA) is 324 °C/W on FR-4 with minimum copper, and power dissipation in still air is rated at 386 mW - supporting reliable operation in thermally constrained modules.

How does the NL17SV02XV5T2 compare to standard 74LVC-series NOR gates?

The NL17SV02XV5T2 differs from standard 74LVC-series NOR gates (e.g., SN74LVC1G02) in three key ways: (1) it operates down to 0.9 V (vs. 1.65 V min for LVC), (2) it offers 1.5 ns t_PD at 3.3 V (vs. ~3.7 ns for LVC), and (3) it provides IOFF and 3.6 V input tolerance - features absent in most LVC variants. These make the NL17SV02XV5T2 suitable for next-gen ultra-low-power designs where LVC parts cannot meet voltage or timing requirements.

NL17SV02XV5T2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 17SV

Package/Case:: SOT-553

Packaging:: Bulk

Product Status:: Obsolete

Logic Type:: NOR Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 0.9V ~ 3.6V

Current - Quiescent (Max):: 900 nA

Current - Output High, Low:: 24mA, 24mA

Input Logic Level - Low:: 0.7V ~ 0.8V

Input Logic Level - High:: 1.6V ~ 2V

Max Propagation Delay @ V, Max CL:: 3.3ns @ 3V, 30pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-553

NL17SV02XV5T2 FAQ

1.How can I place an order for NL17SV02XV5T2 through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SV02XV5T2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SV02XV5T2 reliable?

The price and inventory of NL17SV02XV5T2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SV02XV5T2 is usually 5 days.

3.What payment methods are accepted for NL17SV02XV5T2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SV02XV5T2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SV02XV5T2?

NL17SV02XV5T2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SV02XV5T2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SV02XV5T2?

For technical support, including NL17SV02XV5T2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SV02XV5T2 requirements.

6.How does Aetrix verify that NL17SV02XV5T2 is sourced from the original manufacturer or authorized distributors?

All NL17SV02XV5T2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SV02XV5T2 meets industry standards.

7.What is the process for return or replacement of NL17SV02XV5T2?

All NL17SV02XV5T2 units undergo pre-shipment inspection (PSI). If there is an issue with NL17SV02XV5T2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SV02XV5T2 part is unused and in its original packaging.

Return procedure for NL17SV02XV5T2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…