Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL17SZ08XV5T2G-L22087

Name: NL17SZ08XV5T2G-L22087
Brand: onsemi
SKU: NL17SZ08XV5T2G-L22087
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SZ08XV5T2G-L22087

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SOT-553

Datasheet:: NL17SZ08XV5T2G-L22087.pdf

Description:: IC GATE AND 1CH 2-INP SOT553

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,962

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SZ08XV5T2G-L22087 from onsemi is a single 2-input AND gate logic IC in SOT-553 package, operating from 1.65 V to 5.5 V supply, delivering 2.7 ns typical propagation delay at 5 V, with overvoltage-tolerant inputs/outputs up to 5.5 V and ±24 mA drive capability at 3.0 V - used for level-shifting, signal gating, and enable control in portable power management and sensor interface circuits.

For engineers reviewing the NL17SZ08XV5T2G-L22087 datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, input/output overvoltage tolerance, output drive strength, propagation delay vs. VCC, and partial power-down (IOFF) behavior in mixed-voltage systems.

Technical Context

The NL17SZ08XV5T2G-L22087 implements standard positive-logic AND functionality (Y = A • B) with rail-to-rail input voltage support up to 5.5 V independent of VCC, enabling robust interfacing across mixed-supply domains. Its IOFF circuitry actively disables I/O paths when VCC = 0 V, preventing back-driving and current leakage during partial power-down sequences.

Propagation delay varies with supply voltage and load: 4.1 ns max at 5 V (RL = 1 MΩ, CL = 15 pF), tightening to 2.2 ns typical; output low voltage remains ≤0.42 V at 24 mA sink, while high-level output sustains ≥VCC − 0.1 V at 24 mA source - confirming strong drive integrity across its full 1.65–5.5 V operating range.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters.
tPD (Typ)	2.7 ns at VCC = 5 V - enables high-speed gating in timing-critical paths such as clock enable or reset synchronization.
Input/Output Voltage Tolerance	Up to 5.5 V - allows safe connection to higher-voltage signals even when VCC is as low as 1.65 V.
IOFF Support	Active at VCC = 0 V - prevents current flow between powered and unpowered sections in hot-swap or power-gated subsystems.
I_OH/I_OL	±24 mA at VCC = 3.0 V - drives multiple 74LVC inputs or small LEDs directly without external buffers.
Operating Temperature	−55 °C to +125 °C - qualified for industrial and extended-temperature automotive auxiliary applications.
ESD Rating	HBM 2000 V, CDM 1000 V - meets robustness requirements for handling and board assembly in automated manufacturing.

Pinout & Package

SOT-553 (Case 463B) - 5-pin, 1.60 mm × 1.20 mm × 0.55 mm body, 0.50 mm pitch, lead-free, RoHS-compliant surface-mount package with exposed pad option (not electrically connected).

Pin/Terminal	Circuit Role	Design Meaning
1	VCC	Positive supply input - must be decoupled locally; powers internal logic and output stage.
2	B	Second logic input - accepts voltages up to 5.5 V regardless of VCC value.
3	A	First logic input - identical electrical characteristics to Pin 2; both inputs are overvoltage tolerant.
4	Y	AND output - active-high, push-pull, capable of sourcing/sinking ±24 mA at 3.0 V.
5	GND	Ground reference - return path for supply current and output load current; must connect to system ground plane.

Key Features

Feature	Design Value
Wide VCC operation	1.65 V to 5.5 V enables drop-in use across legacy and modern low-voltage systems without redesign.
Overvoltage-tolerant I/O	Inputs and outputs withstand 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-voltage interfaces.
IOFF partial power-down	Blocks current flow through inputs/outputs when VCC = 0 V - critical for power sequencing in multi-rail embedded systems.
High drive strength	±24 mA output at 3.0 V supports fanout of >10 LVC loads or direct LED driving in status indicators.
Ultra-small footprint	SOT-553 package (1.6 mm × 1.2 mm) saves PCB area in space-constrained portable and wearable designs.

Applications

Power Sequencing Control	Sensor Interface Gating
Use Scenario: Enabling downstream regulators only after primary rails stabilize, using AND logic to combine multiple power-good signals. IC Role / Device Role / Timing Role: Single 2-input AND gate performing synchronous enable validation before releasing reset or enabling secondary supplies. Use Value: Prevents premature activation of dependent circuitry; IOFF ensures no back-current when upstream rails power down first.	Use Scenario: Gating analog sensor output to MCU ADC only when system is awake and sensor bias is stable. IC Role / Device Role / Timing Role: Logic-level AND gate combining MCU wake signal and sensor ready flag to control data acquisition window. Use Value: Reduces system idle current by disabling signal path during sleep; overvoltage tolerance accommodates 5 V sensor outputs with 3.3 V MCU logic.
LED Status Indicator Driver	UART Signal Conditioning
Use Scenario: Driving dual-color LED where color selection depends on two independent control lines (e.g., fault + activity). IC Role / Device Role / Timing Role: AND gate generating combined logic state to select LED anode/cathode path via discrete transistors. Use Value: Eliminates need for microcontroller GPIO expansion; ±24 mA drive directly sources/sinks common-anode LED segments.	Use Scenario: Enabling UART TX line only when host processor and peripheral are both active and configured. IC Role / Device Role / Timing Role: Gate controlling physical layer transmission path based on handshake signals (e.g., RTS AND DTR). Use Value: Prevents spurious transmissions during boot or reconfiguration; 2.7 ns tPD introduces negligible latency in full-duplex communication.

Power Sequencing Control

Sensor Interface Gating

Use Scenario: Enabling downstream regulators only after primary rails stabilize, using AND logic to combine multiple power-good signals.

IC Role / Device Role / Timing Role: Single 2-input AND gate performing synchronous enable validation before releasing reset or enabling secondary supplies.

Use Value: Prevents premature activation of dependent circuitry; IOFF ensures no back-current when upstream rails power down first.

Use Scenario: Gating analog sensor output to MCU ADC only when system is awake and sensor bias is stable.

IC Role / Device Role / Timing Role: Logic-level AND gate combining MCU wake signal and sensor ready flag to control data acquisition window.

Use Value: Reduces system idle current by disabling signal path during sleep; overvoltage tolerance accommodates 5 V sensor outputs with 3.3 V MCU logic.

LED Status Indicator Driver

UART Signal Conditioning

Use Scenario: Driving dual-color LED where color selection depends on two independent control lines (e.g., fault + activity).

IC Role / Device Role / Timing Role: AND gate generating combined logic state to select LED anode/cathode path via discrete transistors.

Use Value: Eliminates need for microcontroller GPIO expansion; ±24 mA drive directly sources/sinks common-anode LED segments.

Use Scenario: Enabling UART TX line only when host processor and peripheral are both active and configured.

IC Role / Device Role / Timing Role: Gate controlling physical layer transmission path based on handshake signals (e.g., RTS AND DTR).

Use Value: Prevents spurious transmissions during boot or reconfiguration; 2.7 ns tPD introduces negligible latency in full-duplex communication.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 2-input AND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G08DBVR	Same SOT-553 package, 1.65–5.5 V VCC, but tPD = 3.7 ns (typ) at 3.3 V; no IOFF support.	Lacks partial power-down protection - unsuitable for systems requiring hot-swap or asymmetric power sequencing.	Prefer NL17SZ08XV5T2G-L22087 where IOFF is required; SN74LVC1G08DBVR acceptable for fixed-rail, always-on subsystems.
74AUP1G08GW,125	DFN1010-6 (1.0 × 1.0 mm), 0.8–3.6 V VCC only; tPD = 2.3 ns (typ) at 3.3 V; IOFF supported.	Narrower supply range excludes 5 V interfaces; smaller package requires tighter layout tolerances.	Choose NL17SZ08XV5T2G-L22087 for 5 V compatibility and proven SOT-553 manufacturability; 74AUP1G08GW,125 fits ultra-compact designs with sub-3.6 V rails.

Compared with SN74LVC1G08DBVR and 74AUP1G08GW,125, the NL17SZ08XV5T2G-L22087 uniquely combines 5.5 V I/O tolerance, IOFF, and SOT-553 packaging - making it the only option among the three that safely bridges 5 V sensors to 1.8 V controllers while supporting controlled power-down sequences.

Availability

NL17SZ08XV5T2G-L22087 is available at Aetrix Electronics and suitable for power sequencing control, sensor interface gating, LED status indicator driver, and UART signal conditioning requiring stable component supply, long-term lifecycle assurance, and consistent parametric performance across temperature extremes.

Supply support for NL17SZ08XV5T2G-L22087 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor manufacturer specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.

The NL17SZ08XV5T2G-L22087 belongs to onsemi's NanoLogic™ family - ultra-small, low-power logic devices engineered for space-constrained, battery-operated, and mixed-voltage embedded systems where reliability and interoperability across voltage domains are essential.

FAQ

What is the maximum input voltage the NL17SZ08XV5T2G-L22087 can tolerate?

The NL17SZ08XV5T2G-L22087 supports DC input voltages up to 5.5 V regardless of VCC level - meaning it can safely accept 5 V signals even when powered from 1.65 V or 1.8 V. This overvoltage tolerance eliminates external clamping components in mixed-supply designs and is confirmed in the Absolute Maximum Ratings table (VIN = −0.5 V to +6.5 V) and Recommended Operating Conditions (VIN = 0 to 5.5 V).

Does the NL17SZ08XV5T2G-L22087 support partial power-down (IOFF)?

Yes, the NL17SZ08XV5T2G-L22087 includes IOFF circuitry that actively disables both input and output paths when VCC = 0 V. This prevents current backflow between powered and unpowered sections of a system - a critical feature for hot-swap, power-gated subsystems, and multi-rail sequencing. The datasheet specifies IOFF leakage ≤10 µA under these conditions.

What is the typical propagation delay of the NL17SZ08XV5T2G-L22087 at 3.3 V supply?

At VCC = 3.3 V, the NL17SZ08XV5T2G-L22087 exhibits a typical propagation delay (tPLH/tPHL) of 2.6 ns under RL = 1 MΩ, CL = 15 pF test conditions - with a maximum of 4.7 ns across temperature. This value is explicitly listed in the AC Electrical Characteristics table and confirms high-speed performance suitable for real-time gating in sensor and control loops.

Which package does the NL17SZ08XV5T2G-L22087 use, and what are its dimensions?

The NL17SZ08XV5T2G-L22087 uses the SOT-553 package (Case 463B): 1.60 mm × 1.20 mm × 0.55 mm body size with 0.50 mm pin pitch. Pin 1 is marked with a dot or beveled edge per the mechanical drawing, and the device is Pb-free, halogen-free, and RoHS-compliant - verified in the Device Ordering Information and Package Dimensions sections.

Can the NL17SZ08XV5T2G-L22087 drive standard 74LVC inputs directly?

Yes, the NL17SZ08XV5T2G-L22087 can drive at least 10 standard 74LVC inputs directly. At VCC = 3.0 V, it sources/sinks ±24 mA, while a single 74LVC input draws ≤1 µA static current and has ~4 pF capacitance. The NL17SZ08XV5T2G-L22087's output drive strength and low output impedance ensure clean signal edges and noise margin retention across full fanout.

NL17SZ08XV5T2G-L22087 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 17SZ

Package/Case:: SOT-553

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: AND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 4.5ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-553

NL17SZ08XV5T2G-L22087 FAQ

1.How can I place an order for NL17SZ08XV5T2G-L22087 through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SZ08XV5T2G-L22087 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SZ08XV5T2G-L22087 reliable?

The price and inventory of NL17SZ08XV5T2G-L22087 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZ08XV5T2G-L22087 is usually 5 days.

3.What payment methods are accepted for NL17SZ08XV5T2G-L22087?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZ08XV5T2G-L22087 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SZ08XV5T2G-L22087?

NL17SZ08XV5T2G-L22087 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SZ08XV5T2G-L22087 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SZ08XV5T2G-L22087?

For technical support, including NL17SZ08XV5T2G-L22087 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZ08XV5T2G-L22087 requirements.

6.How does Aetrix verify that NL17SZ08XV5T2G-L22087 is sourced from the original manufacturer or authorized distributors?

All NL17SZ08XV5T2G-L22087 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZ08XV5T2G-L22087 meets industry standards.

7.What is the process for return or replacement of NL17SZ08XV5T2G-L22087?

All NL17SZ08XV5T2G-L22087 units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZ08XV5T2G-L22087, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SZ08XV5T2G-L22087 part is unused and in its original packaging.

Return procedure for NL17SZ08XV5T2G-L22087:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…