My Inquiry
My Account
onsemi NL17SZ125DFT2
- Part No.:
- NL17SZ125DFT2
- Manufacturer:
- onsemi
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NL17SZ125DFT2.pdf
- Description:
- IC BUFFER TRI-ST NON-INV SOT353
- Quantity:
- Payment:
- Shipping:
Inventory:2,343
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL17SZ125DFT2 from onsemi is a single non-inverting 3-state buffer IC designed for level translation and bus isolation in low-voltage digital systems. It operates from 1.65 V to 5.5 V, delivers 2.3 ns typical propagation delay at 5 V, supports 24 mA output drive at 3.0 V, and features IOFF partial power-down protection. It is used in portable instrumentation data paths where voltage-domain bridging and tri-state control are required.
For engineers reviewing the NL17SZ125DFT2 datasheet, pinout, applications, or equivalent options, key selection criteria include VCC range compatibility (1.65–5.5 V), 3-state enable timing (tPZH/tPHZ ≤ 5.8 ns at 5.5 V), input overvoltage tolerance (up to 5.5 V), and SC-88A package footprint constraints.
Technical Context
The NL17SZ125DFT2 implements a CMOS-based non-inverting buffer with active-low 3-state enable (OE), supporting bidirectional voltage-level translation across mixed-supply domains. Its IOFF circuitry prevents current backflow when VCC = 0 V, enabling safe hot-insertion in powered-backplane systems.
It uses sub-100-FET logic design optimized for ultra-low capacitive loading (CIN/COUT = 2.5 pF) and dynamic power efficiency (CPD = 9–11 pF), with guaranteed operation from −55 °C to +125 °C and AEC-Q100 qualification for automotive use cases.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables interoperability between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains |
| tPD (Typ) | 2.3 ns at VCC = 5 V - ensures minimal signal delay in high-speed control/data routing |
| IOFF Leakage | ≤ 10 µA at VCC = 0 V - guarantees robust partial power-down isolation without external blocking |
| Output Drive | ±24 mA at VCC = 3.0 V - supports direct fanout to multiple standard CMOS loads |
| Input Tolerance | Up to 5.5 V - allows safe interfacing with higher-voltage peripherals without level shifters |
| Operating Temp | −55 °C to +125 °C - meets extended industrial and automotive under-hood requirements |
| ESD Rating | HBM 2000 V, CDM 1000 V - provides built-in protection against handling and assembly ESD events |
Pinout & Package
Package: SC-88A (Case 419A-02), 5-pin, 2.0 mm × 1.25 mm × 0.95 mm, Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Active-Low Output Enable | Drives Y high-impedance when logic low; enables non-inverting pass-through when logic high |
| 2 (A) | Buffer Input | Accepts 1.65–5.5 V logic inputs regardless of VCC; no external clamping needed |
| 3 (GND) | Ground Reference | Common return path for all internal logic and I/O; must be low-impedance for noise immunity |
| 4 (Y) | Buffer Output | Tri-state capable output with 24 mA sink/source at 3.0 V; compatible with 50 Ω transmission lines |
| 5 (VCC) | Supply Voltage | Single supply input; powers internal logic and output stage; decoupling capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC Range | 1.65–5.5 V operation eliminates need for separate level translators in multi-rail systems |
| IOFF Protection | Prevents damaging current flow during partial power-down, enabling live insertion into backplanes |
| Overvoltage-Tolerant Inputs | Accepts up to 5.5 V inputs even when VCC = 1.8 V, simplifying mixed-voltage interface design |
| Low Capacitance | 2.5 pF input/output capacitance minimizes signal distortion and reduces PCB trace termination needs |
| AEC-Q100 Qualified | Qualified for automotive applications including body control modules and infotainment interfaces |
Applications
| Industrial Sensor Interface | Automotive Body Control Unit |
|---|---|
Use Scenario: Interfacing 5 V analog sensor outputs to a 3.3 V microcontroller ADC input via digital isolation. IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing voltage-level translation and bus contention prevention during MCU sleep/wake transitions. Use Value: Enables direct connection without external resistors or level shifters while maintaining <2.5 ns timing margin for real-time sampling. | Use Scenario: Isolating LIN bus transceiver data lines from a 1.8 V CAN controller's GPIO during firmware updates. IC Role / Device Role / Timing Role: Tri-state buffer acting as programmable signal gate, controlled by MCU GPIO to disable transceiver during reprogramming. Use Value: Prevents bus contention and ensures reliable firmware load with guaranteed tPHZ ≤ 5.8 ns at 5.5 V. |
| Portable Medical Instrument | Smart Energy Metering |
Use Scenario: Routing button-press signals from 5 V tactile switches to a 1.8 V ultra-low-power microcontroller in battery-powered devices. IC Role / Device Role / Timing Role: Low-power non-inverting buffer with IOFF support, allowing switch interface to remain active while MCU enters deep-sleep mode. Use Value: Reduces system standby current by eliminating leakage paths; ICC ≤ 10 µA at VCC = 5.5 V ensures >10-year battery life. | Use Scenario: Isolating metrology ADC SPI clock/data lines from a 3.3 V host processor in a DIN-rail mounted energy meter. IC Role / Device Role / Timing Role: Bidirectional bus buffer enabling shared SPI bus access between metrology ASIC and host MCU with precise tri-state control. Use Value: Supports 10 MHz SPI clock with tPLH ≤ 4.8 ns at 5.5 V, preserving timing margins across temperature extremes (−40 °C to +85 °C). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Same SC-70-5 (SC-88A) package; 1.65–5.5 V VCC; tPD = 3.7 ns @ 3.3 V (slower than NL17SZ125DFT2's 2.3 ns @ 5 V) | Lacks AEC-Q100 qualification; rated only for commercial/industrial temp (−40 °C to +125 °C) | Select when AEC-Q100 is not required and cost sensitivity outweighs speed advantage. |
| 74LVC1G125GW,125 | SC-70 package; identical VCC range and IOFF; tPD = 3.2 ns @ 3.3 V; lower max output drive (±24 mA same, but derated above 3.3 V) | Not qualified to AEC-Q100; JEDEC MO-203-DA package variant with different thermal resistance (JA = 320 °C/W vs. 377 °C/W) | Choose for legacy NXP design reuse where pinout matches and thermal budget permits. |
Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the NL17SZ125DFT2 offers faster propagation delay, AEC-Q100 qualification, and superior thermal performance in SC-88A, making it preferred for automotive and high-reliability industrial timing-critical paths.
Availability
NL17SZ125DFT2 is available at Aetrix Electronics and suitable for industrial sensor interface, automotive body control unit, and portable medical instrument designs requiring stable component supply, long-term lifecycle assurance, and AEC-Q100-compliant sourcing.
Supply support for NL17SZ125DFT2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and consumer markets.
The NL17SZ125DFT2 belongs to onsemi's TinyLogic® family of ultra-small-footprint logic ICs, engineered for space-constrained, low-power, and mixed-voltage digital interface applications.
FAQ
What is the maximum operating temperature range for the NL17SZ125DFT2?
The NL17SZ125DFT2 is specified to operate from −55 °C to +125 °C, meeting extended industrial and automotive under-hood requirements. This range is validated per AEC-Q100 Grade 1 standards and confirmed in the device's Recommended Operating Conditions table on page 4 of the official datasheet.
Does the NL17SZ125DFT2 support partial power-down functionality?
Yes, the NL17SZ125DFT2 supports partial power-down via its IOFF feature. When VCC = 0 V, input and output leakage remains ≤10 µA, preventing current backflow between powered and unpowered sections of a system. This capability is explicitly documented in the Features list and DC Electrical Characteristics table.
What package type is used for the NL17SZ125DFT2?
The NL17SZ125DFT2 uses the SC-88A (also known as SC-70-5 or SOT-353) package, a 5-pin surface-mount outline measuring 2.0 mm × 1.25 mm × 0.95 mm. This is confirmed by the Ordering Information table (page 7) and mechanical drawings (Case 419A-02) in the datasheet.
Can the NL17SZ125DFT2 interface 5 V signals while operating at 1.8 V VCC?
Yes, the NL17SZ125DFT2 accepts input voltages up to 5.5 V regardless of VCC level, including at 1.8 V. This overvoltage-tolerant input behavior is explicitly stated in the Features section and verified in the Absolute Maximum Ratings (VIN = −0.5 to +6.5 V) and Recommended Operating Conditions tables.
Is the NL17SZ125DFT2 pin-compatible with other TinyLogic® buffers like NL17SZ126?
No, the NL17SZ125DFT2 is not pin-compatible with NL17SZ126. While both use SC-88A packaging, NL17SZ126 is an inverting buffer with OE active-high and different pin assignment (pin 1 = VCC, pin 2 = A, pin 3 = GND, pin 4 = Y, pin 5 = OE). The NL17SZ125DFT2 has OE on pin 1 and non-inverting logic, as shown in Figure 2 and the Pin Assignment table.
NL17SZ125DFT2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 17SZ
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- -
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NL17SZ125DFT2 FAQ
1.How can I place an order for NL17SZ125DFT2 through Aetrix?
Please submit a Request for Quotation (RFQ) for NL17SZ125DFT2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL17SZ125DFT2 reliable?
The price and inventory of NL17SZ125DFT2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZ125DFT2 is usually 5 days.
3.What payment methods are accepted for NL17SZ125DFT2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZ125DFT2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL17SZ125DFT2?
NL17SZ125DFT2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL17SZ125DFT2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL17SZ125DFT2?
For technical support, including NL17SZ125DFT2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZ125DFT2 requirements.
6.How does Aetrix verify that NL17SZ125DFT2 is sourced from the original manufacturer or authorized distributors?
All NL17SZ125DFT2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZ125DFT2 meets industry standards.
7.What is the process for return or replacement of NL17SZ125DFT2?
All NL17SZ125DFT2 units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZ125DFT2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL17SZ125DFT2 part is unused and in its original packaging.
Return procedure for NL17SZ125DFT2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL17SZ125DFT2 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
