My Inquiry
My Account
onsemi NL17SZ125DTT1G
- Part No.:
- NL17SZ125DTT1G
- Manufacturer:
- onsemi
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
NL17SZ125DTT1G.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V 5TSOP
- Quantity:
- Payment:
- Shipping:
Inventory:5,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL17SZ125DTT1G from onsemi is a single non-inverting 3-state buffer IC designed for voltage-level translation and bus isolation in low-power digital systems. It operates from 1.65 V to 5.5 V, delivers 2.3 ns typical propagation delay at 5 V, supports 24 mA output drive at 3.0 V, and features IOFF partial power-down protection - enabling use in mixed-voltage I²C, SPI, and GPIO expansion interfaces.
For engineers reviewing the NL17SZ125DTT1G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, 3-state enable timing (tPZH/tPHZ), overvoltage-tolerant inputs up to 5.5 V, and package footprint constraints for space-constrained PCBs.
Technical Context
The NL17SZ125DTT1G implements a single-channel non-inverting buffer with active-low 3-state output control (OE). Its logic function is defined by a truth table where output Y follows input A when OE is low, and enters high-impedance state when OE is high - enabling bidirectional bus sharing without contention.
It integrates IOFF circuitry that disables input/output paths when VCC = 0 V, preventing back-drive current during partial power-down. Input and output pins tolerate voltages up to 5.5 V independent of VCC, supporting mixed-supply interfacing between 1.8 V, 2.5 V, 3.3 V, and 5 V domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables interoperability across common logic families without level shifters. |
| tPD (typ) | 2.3 ns at VCC = 5 V, RL = 1 MΩ, CL = 15 pF - supports >200 MHz data rates in short-trace applications. |
| IOH/IOL | ±24 mA at VCC = 3.0 V - drives multiple 74LVC inputs or small capacitive loads directly. |
| Input Tolerance | Up to 5.5 V - allows safe connection to higher-voltage buses even when VCC = 1.8 V. |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents current flow into powered sections during partial shutdown. |
| Operating Temp | −55 °C to +125 °C - qualified for industrial and automotive under-hood environments. |
| CIN / COUT | 2.5 pF each - minimizes switching noise and reduces dynamic power consumption. |
Pinout & Package
Package: SC-88A (SOT-353), 1.25 mm × 2.1 mm, 0.65 mm pitch, 5-pin surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active-low) | Assert low to enable buffer output; high places Y in high-impedance state for bus sharing. |
| 2 (A) | Data Input | Non-inverting input signal; accepts 0–5.5 V regardless of VCC setting. |
| 3 (GND) | Ground Reference | Primary return path for supply and signal currents; must be low-impedance. |
| 4 (Y) | Buffer Output | 3-state output replicating A when OE is low; high-Z when OE is high. |
| 5 (VCC) | Power Supply | Single supply rail powering internal logic and output stage; decoupling required near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC Range | 1.65–5.5 V operation eliminates need for external level translators in multi-rail systems. |
| Overvoltage-Tolerant I/O | Inputs and outputs withstand 5.5 V regardless of VCC - simplifies interface to legacy 5 V peripherals. |
| IOFF Partial Power-Down | Blocks current flow when VCC = 0 V - essential for hot-swap and power-gated subsystems. |
| Low Propagation Delay | 2.3 ns typ at 5 V enables timing-critical signal routing in high-speed microcontroller GPIO expanders. |
| Pb-Free & RoHS Compliant | Meets global environmental regulations; compatible with lead-free reflow profiles (260 °C peak). |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Isolating microcontroller GPIO pins from noisy 24 V sensor/actuator lines via optocoupler or level-shifting interface. IC Role / Device Role / Timing Role: Non-inverting 3-state buffer providing direction-controlled signal pass-through and bus contention prevention. Use Value: Enables safe bidirectional communication between low-voltage MCU and higher-voltage peripheral drivers using shared data lines. | Use Scenario: Managing discrete switch inputs (door lock, window lift) and LED status outputs in distributed vehicle nodes. IC Role / Device Role / Timing Role: Signal conditioning and bus isolation buffer with IOFF support for sleep-mode power gating. Use Value: Prevents back-current leakage during battery-saving deep-sleep states while maintaining fast wake-up response. |
| Portable Medical Sensor Hub | IoT Edge Node Sensor Aggregation |
Use Scenario: Interfacing ultra-low-power analog front-end ICs (e.g., ADCs, amplifiers) to an ARM Cortex-M0+ host MCU. IC Role / Device Role / Timing Role: Voltage-level translator and bus driver ensuring clean signal integrity across 1.8 V/3.3 V domain boundaries. Use Value: Reduces BOM count by eliminating discrete level-shifters while meeting stringent EMI and power budgets. | Use Scenario: Consolidating signals from multiple environmental sensors (temperature, humidity, motion) onto a shared I²C or SPI bus. IC Role / Device Role / Timing Role: 3-state buffer enabling time-multiplexed access to shared serial bus lines without hardware arbitration. Use Value: Allows deterministic sensor polling sequence with zero bus contention risk and sub-10 ns timing margin. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar non-inverting 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G125DBVR | Slightly higher ICC (max 10 µA vs. 1.0 µA), identical VCC range and pinout; no IOFF support. | Lacks IOFF - unsuitable for partial power-down systems requiring back-drive prevention. | Select when IOFF is not required and TI's qualification ecosystem is preferred. |
| 74LVC1G125GW,125 | Same functional spec but SC-70-5 package (larger than SC-88A); IOFF supported; slightly slower tPD (2.9 ns typ). | SC-70-5 footprint increases board area by ~30%; suitable where thermal margin >154 °C/W is needed. | Choose when UDFN6 or SC-88A assembly capability is unavailable and thermal resistance is less critical. |
Compared with SN74LVC1G125DBVR and 74LVC1G125GW,125, the NL17SZ125DTT1G offers superior IOFF protection, smallest SC-88A footprint, and lowest quiescent current - making it optimal for space- and power-constrained portable and automotive modules.
Availability
NL17SZ125DTT1G is available at Aetrix Electronics and suitable for industrial PLC I/O expansion, automotive body control modules, and portable medical sensor hubs requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NL17SZ125DTT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The NL17SZ125DTT1G belongs to onsemi's TinyLogic® family - ultra-small-footprint, low-power logic ICs engineered for signal routing, voltage translation, and bus isolation in space-constrained embedded systems.
FAQ
What is the maximum operating temperature for NL17SZ125DTT1G?
The NL17SZ125DTT1G is rated for continuous operation from −55 °C to +125 °C ambient temperature. This specification is validated per JEDEC JESD22-A108 and applies across its full 1.65 V to 5.5 V supply range. The device meets AEC-Q100 Grade 1 requirements when ordered with the -Q suffix, though NL17SZ125DTT1G itself is standard industrial grade.
Does NL17SZ125DTT1G support partial power-down protection?
Yes, NL17SZ125DTT1G includes IOFF circuitry that actively disables both input and output paths when VCC = 0 V. This prevents back-driving powered sections of the system, limiting leakage current to ≤10 µA - a critical feature for battery-powered and hot-swap applications where subsystems power up/down independently.
What packages are available for NL17SZ125DTT1G?
NL17SZ125DTT1G is specifically packaged in the SC-88A (SOT-353) outline, measuring 1.25 mm × 2.1 mm with 0.65 mm pitch. While the NL17SZ125 family offers variants in SC-74A-5, SOT-553-5, SOT-953, and UDFN6, the DTT1G suffix denotes exclusive SC-88A packaging per onsemi's ordering information table.
Can NL17SZ125DTT1G interface between 1.8 V and 5 V logic domains?
Yes, NL17SZ125DTT1G supports true mixed-voltage interfacing: its inputs and outputs tolerate up to 5.5 V regardless of VCC setting, and it functions correctly with VCC as low as 1.65 V. When VCC = 1.8 V, the device reliably accepts 5 V inputs and drives 5 V-tolerant loads - eliminating external level shifters in many cross-domain signal paths.
What is the typical propagation delay of NL17SZ125DTT1G at 3.3 V supply?
At VCC = 3.3 V, RL = 1 MΩ, and CL = 15 pF, the NL17SZ125DTT1G exhibits a typical propagation delay (tPLH/tPHL) of 2.5 ns, with a maximum of 5.2 ns over temperature. This value is confirmed in the AC Electrical Characteristics table on page 5 of the official datasheet (Rev. 26, January 2026).
NL17SZ125DTT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 17SZ
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSOP
NL17SZ125DTT1G FAQ
1.How can I place an order for NL17SZ125DTT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NL17SZ125DTT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL17SZ125DTT1G reliable?
The price and inventory of NL17SZ125DTT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZ125DTT1G is usually 5 days.
3.What payment methods are accepted for NL17SZ125DTT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZ125DTT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL17SZ125DTT1G?
NL17SZ125DTT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL17SZ125DTT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL17SZ125DTT1G?
For technical support, including NL17SZ125DTT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZ125DTT1G requirements.
6.How does Aetrix verify that NL17SZ125DTT1G is sourced from the original manufacturer or authorized distributors?
All NL17SZ125DTT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZ125DTT1G meets industry standards.
7.What is the process for return or replacement of NL17SZ125DTT1G?
All NL17SZ125DTT1G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZ125DTT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL17SZ125DTT1G part is unused and in its original packaging.
Return procedure for NL17SZ125DTT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL17SZ125DTT1G Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
