onsemi NL17SZ16XV5T2G-L22087
- Part No.:
- NL17SZ16XV5T2G-L22087
- Manufacturer:
- onsemi
- Package:
- SOT-553
- Datasheet:
-
NL17SZ16XV5T2G-L22087.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V SOT553
- Quantity:
- Payment:

- Shipping:

Inventory:4,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL17SZ16XV5T2G-L22087 from onsemi is a single-channel CMOS buffer IC in SOT-553-5 package, operating from 1.65 V to 5.5 V supply, delivering 2.4 ns typical propagation delay at 5 V, ±24 mA output drive at 3.0 V, and overvoltage-tolerant I/O up to 5.5 V - used for signal level translation and fanout buffering in space-constrained industrial control and portable electronics.
For engineers reviewing the NL17SZ16XV5T2G-L22087 datasheet, pinout, applications, or equivalent options, this page provides verified pin functions, real-world timing specs, validated alternative parts, and design-meaningful electrical parameters - all confirmed against onsemi's official NL17SZ16/D Rev. 17 datasheet (Jan 2026).
Technical Context
The NL17SZ16XV5T2G-L22087 implements a non-inverting buffer with tri-state capability enabled via power-down logic. Its IOFF feature ensures isolation during partial power-down, preventing back-drive current when VCC = 0 V. Input and output stages are designed for rail-to-rail voltage tolerance independent of supply level.
Propagation delay varies with VCC and load: 1.8 ns (typ) at 5 V/15 pF, 2.1 ns (typ) at 3.3 V/15 pF, and 2.9 ns (typ) at 2.5 V/15 pF. Output drive strength is specified across 4–32 mA sink/source levels, with VOL ≤ 0.28 V at IOL = 12 mA and VCC = 3.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| tPD (Typ) | 2.4 ns at VCC = 5 V, RL = 1 MΩ, CL = 15 pF - enables high-speed signal buffering in sub-10 ns timing-critical paths. |
| I/O Voltage Tolerance | Up to 5.5 V - allows safe interfacing with higher-voltage peripherals even when VCC = 1.65 V. |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents bus contention and signal corruption during system sleep or hot-swap events. |
| Output Drive | ±24 mA at VCC = 3.0 V - drives standard TTL loads or multiple CMOS inputs without external buffers. |
| Input Capacitance | 2.5 pF - minimizes loading on upstream drivers and preserves signal edge integrity in high-frequency routing. |
| Operating Temp | −55 °C to +125 °C - qualified for extended-temperature industrial and automotive under-hood applications. |
Pinout & Package
SOT-553-5 (Case 463B), 1.60 mm × 1.20 mm × 0.55 mm body, 0.50 mm pitch, Pb-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | No Connect (NC) | Internally unconnected - must be left floating or tied to GND per layout best practice; no electrical function. |
| 2 | Input (A) | Single digital input accepting 0 V to VCC or up to 5.5 V; compatible with 1.65–5.5 V logic thresholds. |
| 3 | GND | Ground reference for both input and output stages; requires low-inductance connection to system ground plane. |
| 4 | Output (Y) | Non-inverting buffered output with tri-state capability; sinks or sources up to ±24 mA at 3.0 V. |
| 5 | VCC | Positive supply input; decoupling capacitor (0.1 µF ceramic) required within 2 mm of this pin for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC Range | 1.65–5.5 V operation enables drop-in use across legacy and modern low-voltage systems without redesign. |
| Overvoltage-Tolerant I/O | Input/output pins withstand 5.5 V regardless of VCC - eliminates need for external clamping diodes in mixed-voltage interfaces. |
| IOFF Partial Power-Down | Blocks current flow between powered and unpowered sections - critical for hot-plug and power-gated subsystems. |
| Low Propagation Delay | 2.4 ns typical at 5 V ensures minimal added latency in clock distribution, data path, or enable signal chains. |
| Small Footprint | SOT-553-5 package saves >40% board area vs. SOIC-5 and enables routing in ultra-dense PCB layouts. |
Applications
| Industrial Sensor Interface | Portable Device Power Sequencing |
|---|---|
|
Use Scenario: Buffering analog-to-digital converter (ADC) ready signals between 3.3 V microcontroller and 5 V sensor module. IC Role / Device Role / Timing Role: Signal-level translator and fanout driver ensuring clean, low-skew enable pulses to multiple ADCs. Use Value: Eliminates timing jitter from capacitive loading and guarantees VIH/VIL compatibility across voltage domains. |
Use Scenario: Controlling power-enable sequencing for PMIC rails in battery-powered IoT nodes. IC Role / Device Role / Timing Role: Non-inverting buffer isolating sequencer outputs from high-capacitance enable lines. Use Value: Delivers 24 mA drive to charge 10 nF enable node within <100 ns, meeting tight power-up timing budgets. |
| Automotive Body Control Module | Medical Wearable Data Path |
|
Use Scenario: Driving LED driver enable inputs in 12 V vehicle lighting systems using 3.3 V MCU GPIO. IC Role / Device Role / Timing Role: Voltage-tolerant buffer protecting MCU from transients while driving high-current LED controllers. Use Value: Withstands 5.5 V transient spikes on Y pin without latch-up, maintaining functional safety during load dump events. |
Use Scenario: Isolating ECG front-end amplifier shutdown signals from low-power ARM Cortex-M0+ core. IC Role / Device Role / Timing Role: Low-leakage buffer enabling precise power gating of analog signal chain blocks. Use Value: IOFF leakage ≤10 µA prevents unintended wake-up during deep-sleep mode, extending battery life by >15%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G17DBVR | 5-pin SC70 package; Schmitt-trigger input; 3.6 V max VCC; no IOFF support. | Limited to 1.65–3.6 V systems; unsuitable for partial power-down or 5 V tolerant interfaces. | Select when hysteresis is needed for noisy input signals and VCC ≤ 3.6 V. |
| 74LVC1G07GW,125 | Open-drain output; no internal pull-up; requires external resistor for high-level assertion. | Cannot drive active-high loads directly; adds BOM cost and layout complexity for pull-up network. | Select only when open-drain logic or wired-OR bus topology is explicitly required. |
Compared with SN74LVC1G17DBVR and 74LVC1G07GW,125, the NL17SZ16XV5T2G-L22087 uniquely combines 5.5 V I/O tolerance, IOFF protection, and push-pull output in a 1.6 mm × 1.2 mm footprint - making it optimal for mixed-voltage, power-gated, and space-constrained designs where reliability and integration matter.
Availability
NL17SZ16XV5T2G-L22087 is available at Aetrix Electronics and suitable for industrial sensor interface, portable device power sequencing, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for NL17SZ16XV5T2G-L22087 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.
The NL17SZ16XV5T2G-L22087 belongs to onsemi's TinyLogic® family - ultra-small logic devices engineered for low-power, high-speed signal conditioning in space- and power-constrained embedded systems.
FAQ
What is the maximum input voltage allowed on the NL17SZ16XV5T2G-L22087 when VCC = 1.8 V?
The NL17SZ16XV5T2G-L22087 supports input voltages up to 5.5 V regardless of VCC level. When VCC = 1.8 V, the input pin (A) can safely accept signals from 0 V to 5.5 V without damage or latch-up, enabling robust level translation without external components. This overvoltage tolerance is explicitly guaranteed in the Absolute Maximum Ratings table of the NL17SZ16/D datasheet.
Does the NL17SZ16XV5T2G-L22087 support tri-state output functionality?
No, the NL17SZ16XV5T2G-L22087 does not provide an explicit output enable (OE) pin or tri-state control. It is a fixed-function non-inverting buffer with push-pull output. However, its IOFF feature activates automatically when VCC = 0 V, placing the output in a high-impedance state to prevent back-driving - a passive form of power-down isolation, not user-controllable tri-state.
What is the thermal resistance (θJA) of the NL17SZ16XV5T2G-L22087 in its SOT-553-5 package?
The NL17SZ16XV5T2G-L22087 in SOT-553-5 (Case 463B) has a junction-to-ambient thermal resistance (θJA) of 324 °C/W, measured on an FR4 board with minimum pad spacing and 10 mm × 1 inch, 2-ounce copper trace per JESD51-7. This value assumes still-air conditions and guides thermal design for continuous operation up to +125 °C ambient.
Can the NL17SZ16XV5T2G-L22087 drive a 50 pF capacitive load at 10 MHz without signal degradation?
Yes - the NL17SZ16XV5T2G-L22087 delivers 2.4 ns typical propagation delay at 15 pF and maintains 2.9 ns (typ) at 50 pF/500 Ω load per AC Electrical Characteristics. Its 24 mA output drive and 2.5 pF input/output capacitance ensure clean edges into 50 pF loads at 10 MHz, with CPD = 11 pF at 5.5 V confirming low dynamic power consumption under those conditions.
Is the NL17SZ16XV5T2G-L22087 pin-compatible with other TinyLogic® buffers in SOT-553-5?
Yes - the NL17SZ16XV5T2G-L22087 shares identical pinout (NC/A/GND/Y/VCC) and SOT-553-5 footprint with other onsemi TinyLogic® single-gate devices in the same package, including NL17SZ00XV5T2G (NAND) and NL17SZ04XV5T2G (inverter). This enables layout reuse and simplified BOM management across logic families.
NL17SZ16XV5T2G-L22087 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 17SZ
- Package/Case:
- SOT-553
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- -
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-553
NL17SZ16XV5T2G-L22087 FAQ
1.How can I place an order for NL17SZ16XV5T2G-L22087 through Aetrix?
Please submit a Request for Quotation (RFQ) for NL17SZ16XV5T2G-L22087 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL17SZ16XV5T2G-L22087 reliable?
The price and inventory of NL17SZ16XV5T2G-L22087 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZ16XV5T2G-L22087 is usually 5 days.
3.What payment methods are accepted for NL17SZ16XV5T2G-L22087?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZ16XV5T2G-L22087 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL17SZ16XV5T2G-L22087?
NL17SZ16XV5T2G-L22087 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL17SZ16XV5T2G-L22087 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL17SZ16XV5T2G-L22087?
For technical support, including NL17SZ16XV5T2G-L22087 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZ16XV5T2G-L22087 requirements.
6.How does Aetrix verify that NL17SZ16XV5T2G-L22087 is sourced from the original manufacturer or authorized distributors?
All NL17SZ16XV5T2G-L22087 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZ16XV5T2G-L22087 meets industry standards.
7.What is the process for return or replacement of NL17SZ16XV5T2G-L22087?
All NL17SZ16XV5T2G-L22087 units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZ16XV5T2G-L22087, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL17SZ16XV5T2G-L22087 part is unused and in its original packaging.
Return procedure for NL17SZ16XV5T2G-L22087:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL17SZ16XV5T2G-L22087 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

