Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL17SZ38DBVT1G

Name: NL17SZ38DBVT1G
Brand: onsemi
SKU: NL17SZ38DBVT1G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SZ38DBVT1G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SC-74, SOT-457

Datasheet:: NL17SZ38DBVT1G.pdf

Description:: IC GATE NAND 1CH 2-INP SC74

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,566

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SZ38DBVT1G from onsemi is a single 2-input NAND gate with open-drain output, designed for level-shifting and wired-OR logic in low-voltage digital systems. It operates from 1.65 V to 5.5 V, delivers 2.2 ns typical propagation delay at 5 V, sinks up to 32 mA at 4.5 V, and features overvoltage-tolerant inputs/outputs up to 5.5 V - enabling interoperability across mixed-supply domains such as I²C bus interfacing.

For engineers reviewing the NL17SZ38DBVT1G datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain drive capability, IOFF partial power-down protection, input overvoltage tolerance, and SC-74A (SOT-23-5) package compatibility with space-constrained PCB layouts.

Technical Context

The NL17SZ38DBVT1G implements standard TTL-compatible NAND logic with active-low open-drain output, requiring an external pull-up resistor to define high-level voltage and current sourcing. Its IOFF feature disables input leakage during power-down, preventing back-driving of powered rails when VCC = 0 V.

Input thresholds scale with VCC (VIH = 0.7×VCC min at 2.3–5.5 V; VIL = 0.3×VCC max), ensuring robust noise margins across supply voltages. Propagation delays decrease with higher VCC - tPZL/tPLZ range from 13.2 ns (1.65–1.95 V) to 4.5 ns (4.5–5.5 V) - supporting timing-critical signal conditioning in multi-voltage microcontroller interfaces.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - enables direct interface between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level translators.
Propagation Delay (tPZL/tPLZ)	2.2 ns typ at VCC = 5 V - supports >200 MHz toggle rates in high-speed control paths.
Output Sink Current	32 mA at VCC = 4.5 V - drives standard LED indicators or I²C bus capacitance with margin.
Input Overvoltage Tolerance	Up to 5.5 V regardless of VCC - allows safe connection to 5 V signals even when operating at 1.8 V.
IOFF Partial Power-Down	Input leakage ≤1.0 µA when VCC = 0 V - prevents unintended current flow into unpowered subsystems.
Operating Temperature	−55 °C to +125 °C - qualified for automotive under-hood and industrial motor-control environments.
ESD Rating (HBM)	2000 V - exceeds JEDEC JS-001 Class 2 requirements for board-level handling robustness.

Pinout & Package

Package: SC-74A (SOT-23-5), 2.9 mm × 1.6 mm × 1.1 mm body, lead pitch 0.95 mm, RoHS-compliant Pb-free finish.

Pin/Terminal	Circuit Role	Design Meaning
1 (B)	Input B	Standard CMOS input; accepts 0–5.5 V regardless of VCC; internally clamped.
2 (A)	Input A	Standard CMOS input; identical electrical behavior to Pin 1; dual-input NAND operand.
3 (GND)	Ground Reference	Primary return path for sink current and internal bias; must be low-impedance for noise immunity.
4 (Y)	Open-Drain Output	Active-low output; requires external pull-up; sinks up to 32 mA; no internal pull-up.
5 (VCC)	Positive Supply	Power rail for internal logic; also defines VIH/VIL thresholds; IOFF active when VCC = 0 V.

Key Features

Feature	Design Value
Wide VCC Range (1.65–5.5 V)	Eliminates need for separate level-shifting ICs in mixed-voltage systems like sensor hubs or PMIC sequencers.
Open-Drain Output with 32 mA Sink	Directly interfaces with I²C, SMBus, interrupt lines, and LED drivers without additional transistors.
Input Overvoltage Tolerance (5.5 V)	Permits hot-plug detection and legacy 5 V signal routing into 1.8 V FPGA I/O banks.
IOFF Power-Down Protection	Blocks cross-conduction between powered and unpowered sections in modular power architectures.
Low Input Capacitance (2.5 pF)	Minimizes loading on high-impedance sources such as crystal oscillator outputs or analog comparators.

Applications

Industrial Sensor Interface	I²C Bus Level Translation
Use Scenario: Connecting 5 V analog sensor outputs to a 1.8 V microcontroller ADC reference monitoring circuit. IC Role / Device Role / Timing Role: Signal conditioning gate that asserts a fault flag (low) when both sensor enable and watchdog timeout signals are high. Use Value: Uses open-drain output pulled to 1.8 V to avoid violating MCU input absolute maximum ratings while preserving logic polarity.	Use Scenario: Extending I²C bus segments between 3.3 V master and 5 V slave devices with different pull-up voltages. IC Role / Device Role / Timing Role: Wired-OR arbitration node enabling bidirectional communication without bus contention. Use Value: Leverages overvoltage-tolerant inputs to accept 5 V SDA/SCL edges and sinks current into 3.3 V pull-ups for clean low-level transitions.
Microcontroller Reset Coordination	LED Status Indication
Use Scenario: Combining power-on reset and watchdog timeout signals to generate a synchronized system reset pulse. IC Role / Device Role / Timing Role: Active-low NAND gate whose output pulls down reset line only when both inputs are asserted high. Use Value: IOFF protection ensures no leakage current flows into reset controller during main power rail sequencing.	Use Scenario: Driving multiple parallel LEDs from a single microcontroller GPIO pin with current limiting. IC Role / Device Role / Timing Role: High-current open-drain buffer replacing discrete MOSFET stage for compact LED driver design. Use Value: Delivers 32 mA sink at 4.5 V - sufficient to drive three 10 mA LEDs in series with appropriate resistor.

Industrial Sensor Interface

I²C Bus Level Translation

Use Scenario: Connecting 5 V analog sensor outputs to a 1.8 V microcontroller ADC reference monitoring circuit.

IC Role / Device Role / Timing Role: Signal conditioning gate that asserts a fault flag (low) when both sensor enable and watchdog timeout signals are high.

Use Value: Uses open-drain output pulled to 1.8 V to avoid violating MCU input absolute maximum ratings while preserving logic polarity.

Use Scenario: Extending I²C bus segments between 3.3 V master and 5 V slave devices with different pull-up voltages.

IC Role / Device Role / Timing Role: Wired-OR arbitration node enabling bidirectional communication without bus contention.

Use Value: Leverages overvoltage-tolerant inputs to accept 5 V SDA/SCL edges and sinks current into 3.3 V pull-ups for clean low-level transitions.

Microcontroller Reset Coordination

LED Status Indication

Use Scenario: Combining power-on reset and watchdog timeout signals to generate a synchronized system reset pulse.

IC Role / Device Role / Timing Role: Active-low NAND gate whose output pulls down reset line only when both inputs are asserted high.

Use Value: IOFF protection ensures no leakage current flows into reset controller during main power rail sequencing.

Use Scenario: Driving multiple parallel LEDs from a single microcontroller GPIO pin with current limiting.

IC Role / Device Role / Timing Role: High-current open-drain buffer replacing discrete MOSFET stage for compact LED driver design.

Use Value: Delivers 32 mA sink at 4.5 V - sufficient to drive three 10 mA LEDs in series with appropriate resistor.

Equivalent & Alternatives

The following parts are listed as comparable options for similar NAND gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G00DBVR	Push-pull output (not open-drain); 1.65–5.5 V supply; 3.7 ns tPD at 3.3 V; no IOFF.	Cannot perform wired-OR or I²C bus arbitration; unsuitable where external pull-up or level translation is required.	Select when driving CMOS loads directly and no bus sharing or mixed-voltage interfacing is needed.
MC74VHC1G03DTT1G	Open-drain output; 2–5.5 V supply; 7.5 ns tPD at 5 V; no overvoltage tolerance; no IOFF.	Limited to ≥2 V operation; inputs not rated above VCC - risks damage if connected to 5 V signals while running at 2.5 V.	Acceptable only in fixed 3.3/5 V systems with strict voltage domain isolation and no hot-swap requirements.

Compared with SN74LVC1G00DBVR and MC74VHC1G03DTT1G, the NL17SZ38DBVT1G uniquely combines open-drain drive, 5.5 V input overvoltage tolerance, and IOFF - making it the only choice for robust I²C extension, mixed-voltage fault signaling, and partial-power-down coordination.

Availability

NL17SZ38DBVT1G is available at Aetrix Electronics and suitable for industrial sensor interfaces, I²C bus extensions, microcontroller reset coordination, and LED status indication requiring stable component supply across automotive, factory automation, and medical diagnostics platforms.

Supply support for NL17SZ38DBVT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NL17SZ38DBVT1G belongs to the NanoLogic™ ultra-small logic family, engineered for minimal footprint and low dynamic power in space-constrained portable and battery-powered systems.

FAQ

What is the maximum sink current specification for NL17SZ38DBVT1G?

The NL17SZ38DBVT1G is specified to sink up to 32 mA at VCC = 4.5 V and TA = 25 °C, with guaranteed performance across −55 °C to +125 °C. This rating applies to the open-drain output (Pin 4) when pulled low, and is validated per onsemi's DC Electrical Characteristics table with IOH = 32 mA condition. Exceeding this current may violate VOL specifications or thermal limits.

Does NL17SZ38DBVT1G support level shifting between 1.8 V and 5 V logic domains?

Yes, NL17SZ38DBVT1G supports bidirectional level shifting: its inputs tolerate up to 5.5 V independent of VCC, allowing 5 V signals to drive it while operating at 1.8 V; its open-drain output can be pulled up to any voltage ≤5.5 V, enabling clean low-to-high transitions in mixed-supply systems such as I²C buses or sensor interface chains.

Is NL17SZ38DBVT1G pin-compatible with other SC-74A packaged NAND gates?

No - NL17SZ38DBVT1G uses a non-standard SC-74A pinout (A/B/GND/Y/VCC) that differs from common 5-pin logic gates like SN74LVC1G00 (A/B/GND/VCC/Y). Substituting without layout revision will cause functional failure. Always verify pin mapping using the "PIN ASSIGNMENT (SC−74A)" table on page 2 of the official datasheet.

What does IOFF functionality mean for NL17SZ38DBVT1G in system power management?

IOFF in NL17SZ38DBVT1G disables input leakage current (≤1.0 µA) when VCC = 0 V, preventing powered subsystems from back-driving unpowered logic sections. This is critical in modular power architectures - for example, when a 3.3 V sensor interface remains active while the main 1.8 V processor rail is off - ensuring no unintended current paths or latch-up risk.

Can NL17SZ38DBVT1G be used in I²C bus applications?

Yes, NL17SZ38DBVT1G is commonly deployed in I²C applications for bus arbitration, address decoding, or interrupt combining. Its open-drain output matches I²C electrical requirements, 5.5 V input tolerance accommodates 5 V masters/slaves, and 2.2 ns propagation delay at 5 V ensures timing compliance even at 400 kHz Fast-mode speeds with margin.

NL17SZ38DBVT1G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 7SZ

Package/Case:: SC-74, SOT-457

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NAND Gate

Number of Circuits:: 1

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 4.3ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SC-74

NL17SZ38DBVT1G FAQ

1.How can I place an order for NL17SZ38DBVT1G through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SZ38DBVT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SZ38DBVT1G reliable?

The price and inventory of NL17SZ38DBVT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZ38DBVT1G is usually 5 days.

3.What payment methods are accepted for NL17SZ38DBVT1G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZ38DBVT1G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SZ38DBVT1G?

NL17SZ38DBVT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SZ38DBVT1G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SZ38DBVT1G?

For technical support, including NL17SZ38DBVT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZ38DBVT1G requirements.

6.How does Aetrix verify that NL17SZ38DBVT1G is sourced from the original manufacturer or authorized distributors?

All NL17SZ38DBVT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZ38DBVT1G meets industry standards.

7.What is the process for return or replacement of NL17SZ38DBVT1G?

All NL17SZ38DBVT1G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZ38DBVT1G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SZ38DBVT1G part is unused and in its original packaging.

Return procedure for NL17SZ38DBVT1G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…