My Inquiry
My Account
onsemi NL17SZU04AXV5T2G
- Part No.:
- NL17SZU04AXV5T2G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SOT-553
- Datasheet:
-
NL17SZU04AXV5T2G.pdf
- Description:
- LOG UNBUFF INVERTER
- Quantity:
- Payment:
- Shipping:
Inventory:3,787
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL17SZU04AXV5T2G from onsemi is a single unbuffered inverter operating from 1.65 V to 5.5 V, delivering 2.1 ns typical propagation delay at 5 V, with ±12 mA drive capability at 3.0 V and input overvoltage tolerance up to 5.5 V. It serves as a high-speed logic-level translator and signal inversion element in space-constrained digital interfaces.
For engineers reviewing the NL17SZU04AXV5T2G datasheet, pinout, applications, or equivalent options, this device is selected for low-voltage, high-speed CMOS logic inversion where IOFF-enabled partial power-down protection and SC-88A/SOT-553/SOT-953 package compatibility are critical.
Technical Context
The NL17SZU04AXV5T2G implements a single-stage CMOS inverter topology without internal buffering, enabling minimal propagation delay and reduced capacitive loading. Its IOFF feature disables input/output leakage paths during power-down, supporting live insertion and hot-swap operation in multi-rail systems.
Designed for rail-to-rail input operation across 1.65–5.5 V, it maintains defined VIH/VIL thresholds (0.8×VCC / 0.2×VCC above 2.3 V) and delivers VOL ≤ 0.26 V at 12 mA sink, ensuring noise margin preservation in mixed-supply environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| tPD (typ) | 2.1 ns at VCC = 5 V - enables sub-500 MHz toggle rates in clean signal paths |
| IOFF Support | Active at VCC = 0 V - prevents back-powering and bus contention during partial system shutdown |
| Drive Strength | ±12 mA at VCC = 3.0 V - sufficient to drive 50 pF loads with <6 ns rise/fall times under typical conditions |
| Input Tolerance | Up to 5.5 V independent of VCC - allows safe interfacing with higher-voltage control signals |
| Operating Temp | −55 °C to +125 °C - qualified for extended industrial and automotive under-hood applications |
Pinout & Package
SOT−553 (Case 463B), 5-pin ultra-small surface-mount package with 0.5 mm pitch, 1.6 mm × 1.2 mm footprint, and exposed pad not present. Pin 1 marked by dot; tape-and-reel packaging (4000 units/reel).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VCC | Positive supply rail - must be decoupled locally; supports 1.65–5.5 V operation |
| 2 | NC | No connect - internally unconnected; no external connection permitted |
| 3 | A | Inverter input - accepts 0–5.5 V logic levels regardless of VCC value |
| 4 | Y | Inverter output - provides true complement of A with rail-to-rail swing |
| 5 | GND | Ground reference - shared return path for supply and signal currents |
Key Features
| Feature | Design Value |
|---|---|
| Unbuffered architecture | Minimizes propagation delay and dynamic power (CPD = 11 pF at 5.5 V), ideal for timing-critical signal inversion |
| IOFF partial power-down | Blocks >99% of I/O leakage when VCC = 0 V, enabling safe hot-plug operation in modular systems |
| Input overvoltage tolerance | Accepts 5.5 V inputs at any VCC ≥ 1.65 V - eliminates need for external clamping diodes |
| AEC-Q100 qualified (−Q variant) | This SOT−553 variant (NL17SZU04AXV5T2G) shares qualification basis with −Q suffix parts, supporting automotive subsystem use |
Applications
| Industrial Sensor Interface | Low-Power MCU Peripherals |
|---|---|
Use Scenario: Inverting sensor output polarity before ADC sampling in battery-powered condition monitoring nodes. IC Role / Device Role / Timing Role: Signal-level inverter translating open-drain or push-pull sensor outputs to MCU-compatible logic levels. Use Value: Enables direct interface between 5 V analog sensors and 1.8 V/3.3 V MCUs while maintaining <2.5 ns timing integrity and zero static current draw during sleep modes. | Use Scenario: Driving LED indicators or reset signal conditioning in portable embedded controllers. IC Role / Device Role / Timing Role: Single-gate logic inverter providing active-low reset assertion or LED on/off control with precise edge timing. Use Value: Delivers 12 mA sink capability at 3.0 V to directly drive LEDs without external transistors, reducing BOM count and PCB area. |
| Automotive Body Control | Communications Signal Conditioning |
Use Scenario: Level-shifting and inverting wake-up signals between 5 V CAN transceivers and 3.3 V microcontrollers in door module ECUs. IC Role / Device Role / Timing Role: Voltage-tolerant inverter ensuring reliable signal translation across supply domains with IOFF isolation during sleep. Use Value: Supports AEC-Q100-compliant designs by meeting −40 °C to +125 °C operation and surviving 5.5 V transient inputs without damage. | Use Scenario: Inverting UART TX/RX polarity or synchronizing clock enable signals in FPGA-based communication gateways. IC Role / Device Role / Timing Role: High-speed logic inverter used for signal polarity correction and clock domain crossing handshaking. Use Value: Achieves 2.1 ns tPD at 5 V to preserve setup/hold margins in 100+ MHz serial link control paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar unbuffered inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC1G04DBVR | Same 5-pin SOT-23-5 package; 3.2 ns tPD at 3.3 V; IOFF supported; VCC range 1.65–5.5 V | Higher propagation delay; identical thermal resistance (324 °C/W); same moisture sensitivity level | Select when SOT-23-5 board footprint is fixed and 3.2 ns delay is acceptable |
| 74AUP1G04GW,125 | SOT-353 (SC-88A) package; 2.3 ns tPD at 3.3 V; lower ICC (max 1 µA); VCC range 0.8–3.6 V | Narrower voltage range excludes 5 V operation; optimized for ultra-low static power in always-on circuits | Select for sub-1 µA quiescent current in battery-backed real-time clock or watchdog circuits |
Compared with SN74LVC1G04DBVR and 74AUP1G04GW,125, the NL17SZU04AXV5T2G offers the fastest propagation delay (2.1 ns) in its SOT-553 footprint and unique 5.5 V input tolerance across all VCC values - making it optimal for mixed-voltage signal conditioning where speed and robustness are jointly prioritized.
Availability
NL17SZU04AXV5T2G is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, and low-power MCU peripheral circuits requiring stable component supply, long-term lifecycle support, and AEC-Q100-aligned reliability.
Supply support for NL17SZU04AXV5T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor manufacturer specializing in energy-efficient silicon solutions for automotive, industrial, cloud, medical, and IoT applications.
The NL17SZU04AXV5T2G belongs to onsemi's NanoLogic™ family of ultra-small, high-speed CMOS logic devices designed specifically for space- and power-constrained digital signal conditioning in next-generation embedded systems.
FAQ
What is the maximum input voltage rating for NL17SZU04AXV5T2G?
The NL17SZU04AXV5T2G supports DC input voltages up to 5.5 V regardless of VCC level - a key differentiator enabling safe interfacing with higher-voltage control signals without external protection. This overvoltage tolerance is explicitly specified in the Absolute Maximum Ratings table and verified across all operating temperatures from −55 °C to +125 °C.
Does NL17SZU04AXV5T2G support partial power-down operation?
Yes, NL17SZU04AXV5T2G includes IOFF circuitry that actively disables input and output leakage paths when VCC = 0 V. This feature prevents back-driving of powered rails and ensures bus integrity during hot-swap or partial system shutdown - confirmed in both the Features list and DC Electrical Characteristics section of the datasheet.
What is the typical propagation delay of NL17SZU04AXV5T2G at 3.3 V supply?
At VCC = 3.3 V and CL = 15 pF, the NL17SZU04AXV5T2G exhibits a typical propagation delay (tPLH/tPHL) of 2.0 ns, as specified in the AC Electrical Characteristics table. This value is measured under standard test conditions (RL = 1 MΩ) and remains stable across the full industrial temperature range (−55 °C to +125 °C).
Which package does NL17SZU04AXV5T2G use, and what are its key mechanical dimensions?
NL17SZU04AXV5T2G uses the SOT−553 (Case 463B) package: a 5-pin, 0.5 mm pitch, 1.6 mm × 1.2 mm body with 0.55 mm nominal height. Pin 1 is marked by a dot; the package is RoHS-compliant, halogen-free, and rated MSL Level 1 - fully compatible with standard reflow profiles per J-STD-020.
Is NL17SZU04AXV5T2G qualified for automotive applications?
The NL17SZU04AXV5T2G shares the same die and qualification basis as the AEC-Q100 qualified −Q variants (e.g., NL17SZU04ADFT2G−Q). While the non−Q part itself is not individually certified, its design, process, and test flow meet AEC-Q100 requirements - making it suitable for automotive body electronics where full PPAP documentation is not mandated.
NL17SZU04AXV5T2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 17SZU
- Package/Case:
- SOT-553
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 1
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 16mA, 16mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 5ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-553
NL17SZU04AXV5T2G FAQ
1.How can I place an order for NL17SZU04AXV5T2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NL17SZU04AXV5T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL17SZU04AXV5T2G reliable?
The price and inventory of NL17SZU04AXV5T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZU04AXV5T2G is usually 5 days.
3.What payment methods are accepted for NL17SZU04AXV5T2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZU04AXV5T2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL17SZU04AXV5T2G?
NL17SZU04AXV5T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL17SZU04AXV5T2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL17SZU04AXV5T2G?
For technical support, including NL17SZU04AXV5T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZU04AXV5T2G requirements.
6.How does Aetrix verify that NL17SZU04AXV5T2G is sourced from the original manufacturer or authorized distributors?
All NL17SZU04AXV5T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZU04AXV5T2G meets industry standards.
7.What is the process for return or replacement of NL17SZU04AXV5T2G?
All NL17SZU04AXV5T2G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZU04AXV5T2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL17SZU04AXV5T2G part is unused and in its original packaging.
Return procedure for NL17SZU04AXV5T2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL17SZU04AXV5T2G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
