Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL17SZU04XV5T2G

Name: NL17SZU04XV5T2G
Brand: onsemi
SKU: NL17SZU04XV5T2G
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL17SZU04XV5T2G

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SOT-553

Datasheet:: NL17SZU04XV5T2G.pdf

Description:: IC INVERTER 1CH 1-INP SOT553

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,784

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL17SZU04XV5T2G from onsemi is a single unbuffered inverter operating from 1.65 V to 5.5 V, delivering 2.1 ns typical propagation delay at 5 V, supporting ±24 mA I_O drive at 3.0 V, and featuring input overvoltage tolerance up to 5.5 V - used in level-shifting and signal inversion within compact portable power management circuits.

For engineers reviewing the NL17SZU04XV5T2G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility, output drive strength at low V_CC, IOFF partial power-down capability, and SOT-553 footprint constraints for space-constrained PCB layouts.

Technical Context

The NL17SZU04XV5T2G implements a CMOS unbuffered inverter topology with no internal stage buffering, resulting in minimal propagation delay but higher sensitivity to capacitive loading. Its IOFF feature enables high-impedance isolation of inputs/outputs during partial power-down states, preventing back-driving on shared buses.

It supports rail-to-rail input operation up to 5.5 V independent of V_CC, and maintains guaranteed logic thresholds across 1.65–5.5 V supply range. The device exhibits low input capacitance (2.5 pF) and low power dissipation capacitance (9–11 pF), enabling efficient high-speed switching in battery-powered systems.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
t_PD (typ)	2.1 ns at V_CC = 5 V, R_L = 1 MΩ, C_L = 15 pF - supports >200 MHz toggle rates in low-load applications.
I_O Drive	±24 mA at V_CC = 3.0 V - sufficient to directly drive multiple standard CMOS inputs or small LED indicators.
Input Overvoltage	Tolerant to 5.5 V regardless of V_CC - allows safe interfacing with higher-voltage peripherals in mixed-supply systems.
IOFF Leakage	<10 µA at V_IN = 5.5 V, V_CC = 0 V - ensures bus integrity during system sleep or hot-swap events.
Package	SOT-553 (1.6 mm × 1.2 mm × 0.6 mm) - ultra-compact 5-pin footprint ideal for wearables and IoT sensor nodes.
Operating Temp	−55 °C to +125 °C - qualified for extended industrial and automotive under-hood environments.

Pinout & Package

SOT-553 package: 1.60 mm × 1.20 mm × 0.60 mm body, 0.50 mm pitch, 5-terminal leaded plastic package with exposed pad option (not electrically connected). Pin 1 marked by chamfered corner.

Pin/Terminal	Circuit Role	Design Meaning
1	V_CC	Positive supply rail - must be decoupled locally with 100 nF ceramic capacitor to minimize switching noise.
2	NC	No-connect terminal - left floating; not internally bonded and must not be soldered or tied to any net.
3	A	Inverter input - accepts DC-coupled digital signals up to 5.5 V; no series resistor required for overvoltage protection.
4	Y	Inverter output - provides true complement of A with rail-to-rail swing and configurable drive strength via load.
5	GND	Ground reference - requires low-inductance connection to system ground plane to maintain signal integrity.

Key Features

Feature	Design Value
Unbuffered CMOS architecture	Minimizes propagation delay (2.1 ns typ) while reducing internal node capacitance for faster edge rates.
IOFF partial power-down	Prevents current leakage through A or Y when V_CC = 0 V, enabling safe multi-rail system sequencing.
Input overvoltage tolerance	Accepts 5.5 V inputs at any V_CC from 1.65 V to 5.5 V - eliminates need for external clamping diodes.
Low dynamic power	CPD = 9–11 pF enables sub-1 mW active power at 10 MHz and 3.3 V - critical for always-on sensor interfaces.
Pb-free, RoHS-compliant	Meets J-STD-609 Category 1 moisture sensitivity (MSL 1) - supports standard reflow without baking.

Applications

Power Sequencing Control	Level-Shifting Interface
Use Scenario: Controlling enable/disable timing between multiple voltage rails in FPGA or SoC power supplies. IC Role / Device Role / Timing Role: Inverts sequencer output to activate complementary PMIC enable lines with precise delay matching. Use Value: 2.1 ns t_PD ensures sub-nanosecond skew between rail enables, maintaining strict power-up order compliance.	Use Scenario: Interfacing a 5 V microcontroller GPIO to a 1.8 V sensor's interrupt line. IC Role / Device Role / Timing Role: Translates high-voltage logic '1' (5 V) to low-voltage logic '0' (0 V) and vice versa with rail-to-rail swing. Use Value: Input overvoltage tolerance eliminates external resistive dividers, reducing BOM count and board area.
Portable Device Reset Logic	Low-Power Sensor Signal Conditioning
Use Scenario: Debouncing and inverting mechanical switch inputs in battery-powered medical wearables. IC Role / Device Role / Timing Role: Provides clean, glitch-free inverted reset signal to MCU with minimal quiescent current (≤10 µA). Use Value: IOFF support allows switch circuit to remain active during MCU deep-sleep mode without loading the supply rail.	Use Scenario: Inverting analog comparator outputs before feeding into ADC-triggered wake-up logic. IC Role / Device Role / Timing Role: Converts open-drain comparator output to push-pull logic level with fast edge rate for precise timing capture. Use Value: 24 mA sink/source capability drives ADC input capacitance directly, avoiding additional buffer stages.

Power Sequencing Control

Level-Shifting Interface

Use Scenario: Controlling enable/disable timing between multiple voltage rails in FPGA or SoC power supplies.

IC Role / Device Role / Timing Role: Inverts sequencer output to activate complementary PMIC enable lines with precise delay matching.

Use Value: 2.1 ns t_PD ensures sub-nanosecond skew between rail enables, maintaining strict power-up order compliance.

Use Scenario: Interfacing a 5 V microcontroller GPIO to a 1.8 V sensor's interrupt line.

IC Role / Device Role / Timing Role: Translates high-voltage logic '1' (5 V) to low-voltage logic '0' (0 V) and vice versa with rail-to-rail swing.

Use Value: Input overvoltage tolerance eliminates external resistive dividers, reducing BOM count and board area.

Portable Device Reset Logic

Low-Power Sensor Signal Conditioning

Use Scenario: Debouncing and inverting mechanical switch inputs in battery-powered medical wearables.

IC Role / Device Role / Timing Role: Provides clean, glitch-free inverted reset signal to MCU with minimal quiescent current (≤10 µA).

Use Value: IOFF support allows switch circuit to remain active during MCU deep-sleep mode without loading the supply rail.

Use Scenario: Inverting analog comparator outputs before feeding into ADC-triggered wake-up logic.

IC Role / Device Role / Timing Role: Converts open-drain comparator output to push-pull logic level with fast edge rate for precise timing capture.

Use Value: 24 mA sink/source capability drives ADC input capacitance directly, avoiding additional buffer stages.

Equivalent & Alternatives

The following parts are listed as comparable options for similar unbuffered inverter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC1G04DBVR	Buffered architecture; 3.7 ns t_PD at 3.3 V; no IOFF; 5-pin SOT-23 package (larger than SOT-553).	Higher drive (32 mA) but slower switching and no partial power-down - unsuitable for hot-swappable or multi-rail sleep modes.	Select when higher output current is prioritized over propagation delay and IOFF functionality.
74AUP1G04GW,125	Ultra-low-power AUP family; 6.0 ns t_PD at 3.3 V; IOFF supported; 5-pin TSSOP package (2.2 mm × 1.35 mm).	Lower static current (0.9 µA) but significantly slower and larger footprint - better for standby-sensitive, low-frequency control paths.	Select when nanowatt quiescent power dominates over speed and board space constraints.

Compared with SN74LVC1G04DBVR and 74AUP1G04GW,125, the NL17SZU04XV5T2G uniquely balances sub-3 ns speed, SOT-553 miniaturization, and IOFF-enabled power sequencing - making it optimal for space- and timing-critical embedded control nodes where rail independence and partial power-down are mandatory.

Availability

NL17SZU04XV5T2G is available at Aetrix Electronics and suitable for portable medical devices, industrial sensor nodes, and automotive body-control modules requiring stable component supply, long-term lifecycle assurance, and consistent SOT-553 packaging.

Supply support for NL17SZU04XV5T2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications, with leadership in silicon carbide, image sensing, and intelligent power solutions.

The NL17SZU04XV5T2G belongs to onsemi's NanoLogic™ ultra-small logic family, designed specifically for space-constrained, low-voltage, high-speed digital interface and control functions in portable and battery-operated systems.

FAQ

What is the maximum input voltage the NL17SZU04XV5T2G can tolerate?

The NL17SZU04XV5T2G supports input voltages up to 5.5 V regardless of V_CC level - verified per Absolute Maximum Ratings table (VIN = −0.5 V to +6.5 V, with functional tolerance to 5.5 V). This allows direct connection to 5 V peripherals even when powered from 1.8 V, eliminating external clamping components in the NL17SZU04XV5T2G signal path.

Does the NL17SZU04XV5T2G support partial power-down operation?

Yes, the NL17SZU04XV5T2G features IOFF circuitry that disables both input and output paths when V_CC = 0 V, limiting leakage current to ≤10 µA (per DC Electrical Characteristics). This ensures bus integrity during system sleep modes and makes the NL17SZU04XV5T2G suitable for hot-pluggable or multi-rail architectures where power domains sequence independently.

What is the propagation delay of the NL17SZU04XV5T2G at 3.3 V supply?

At V_CC = 3.3 V, the NL17SZU04XV5T2G delivers 2.0 ns typical propagation delay (t_PLH/t_PHL) under R_L = 1 MΩ and C_L = 15 pF conditions, as specified in the AC Electrical Characteristics table. Measured values remain ≤4.5 ns across full temperature range (−55 °C to +125 °C), confirming robust high-speed performance in the NL17SZU04XV5T2G's target applications.

Which package does the NL17SZU04XV5T2G use, and what are its dimensions?

The NL17SZU04XV5T2G uses the SOT-553 package (Case 463B), measuring 1.60 mm × 1.20 mm × 0.60 mm with 0.50 mm lead pitch. Pin 1 is identified by a chamfered corner, and the package contains five terminals: V_CC, NC, A, Y, and GND - as confirmed in the Pin Assignment section and Package Dimensions drawing on page 10 of the NL17SZU04XV5T2G datasheet.

Is the NL17SZU04XV5T2G compliant with automotive qualification standards?

The base NL17SZU04XV5T2G is not AEC-Q100 qualified; however, the automotive-grade variant NL17SZU04DFT2G−Q (SC-88A) and NL17SZU04DBVT1G−Q (SC-74A) carry −Q suffix and are AEC-Q100 qualified and PPAP capable. The NL17SZU04XV5T2G itself meets industrial temperature range (−55 °C to +125 °C) and Pb-free/RoHS requirements but lacks formal automotive qualification documentation.

NL17SZU04XV5T2G Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 17SZU

Package/Case:: SOT-553

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: Inverter

Number of Circuits:: 1

Number of Inputs:: 1

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 16mA, 16mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 5ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-553

NL17SZU04XV5T2G FAQ

1.How can I place an order for NL17SZU04XV5T2G through Aetrix?

Please submit a Request for Quotation (RFQ) for NL17SZU04XV5T2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL17SZU04XV5T2G reliable?

The price and inventory of NL17SZU04XV5T2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL17SZU04XV5T2G is usually 5 days.

3.What payment methods are accepted for NL17SZU04XV5T2G?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL17SZU04XV5T2G transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL17SZU04XV5T2G?

NL17SZU04XV5T2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL17SZU04XV5T2G order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL17SZU04XV5T2G?

For technical support, including NL17SZU04XV5T2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL17SZU04XV5T2G requirements.

6.How does Aetrix verify that NL17SZU04XV5T2G is sourced from the original manufacturer or authorized distributors?

All NL17SZU04XV5T2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL17SZU04XV5T2G meets industry standards.

7.What is the process for return or replacement of NL17SZU04XV5T2G?

All NL17SZU04XV5T2G units undergo pre-shipment inspection (PSI). If there is an issue with NL17SZU04XV5T2G, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL17SZU04XV5T2G part is unused and in its original packaging.

Return procedure for NL17SZU04XV5T2G:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…