Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL27WZ02USG

Name: NL27WZ02USG
Brand: onsemi
SKU: NL27WZ02USG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL27WZ02USG

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 8-VFSOP (0.091", 2.30mm Width)

Datasheet:: NL27WZ02USG.pdf

Description:: IC GATE NOR 2CH 2-INP US8

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:938

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL27WZ02USG from onsemi is a dual 2-input NOR gate logic IC operating from 1.65 V to 5.5 V, delivering 2.5 ns propagation delay at 5 V, supporting 24 mA I_O drive at 3.0 V, and featuring overvoltage-tolerant inputs/outputs up to 5.5 V for mixed-voltage system interfacing in portable power management circuits.

For engineers reviewing the NL27WZ02USG datasheet, pinout, applications, or equivalent options, this device serves as a high-speed, low-voltage CMOS logic building block with IOFF partial power-down protection, suitable for level translation, enable control, and bus arbitration in space-constrained industrial and consumer PCBs.

Technical Context

The NL27WZ02USG implements two independent 2-input NOR gates in a single US8 package, each with rail-to-rail input voltage tolerance (−0.5 V to V_CC + 0.5 V) and active-drive capability across its full 1.65–5.5 V supply range. Its IOFF circuitry disables output leakage when V_CC = 0 V, enabling live insertion and hot-swap compatibility.

Propagation delay varies with supply voltage and load: 1.9 ns (typ) at 5 V/15 pF, 2.6 ns at 3.3 V/15 pF, and 7.4 ns at 1.8 V/15 pF - confirming true wide-V_CC operation without performance collapse at low voltage. Input thresholds scale with V_CC (VIH = 0.7×V_CC, VIL = 0.3×V_CC above 2.3 V), ensuring robust noise margins across all operating points.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters.
t_PD (typ)	2.5 ns at V_CC = 5 V, C_L = 15 pF - supports >200 MHz toggle rates in critical timing paths.
I_O Drive	±24 mA at V_CC = 3.0 V - sufficient to directly drive multiple 74LVC inputs or small LEDs without buffering.
Input Tolerance	−0.5 V to +5.5 V - allows safe connection to higher-voltage signals even when V_CC is 1.65 V.
IOFF Leakage	<10 µA at V_IN = 5.5 V, V_CC = 0 V - prevents back-powering of powered-down rails during partial system shutdown.
Operating Temp	−55 °C to +125 °C - qualified for extended industrial and automotive under-hood environments.
Package	US8 (Case 493), 2.1 mm × 2.0 mm × 0.95 mm - surface-mount footprint compatible with standard 0.65 mm pitch reflow profiles.

Pinout & Package

US8 package (Case 493), 8-pin plastic leaded chip carrier with exposed pad option (not applicable to NL27WZ02USG per datasheet marking diagram); body dimensions 2.1 mm × 2.0 mm × 0.95 mm, lead pitch 0.65 mm, RoHS-compliant matte tin finish.

Pin/Terminal	Circuit Role	Design Meaning
1	A1	First NOR gate input A - accepts 0–5.5 V logic signals regardless of V_CC setting.
2	B1	First NOR gate input B - electrically identical to A1; both inputs fully overvoltage tolerant.
3	Y2	Second NOR gate output - actively driven high/low; supports 24 mA sink/source at 3.0 V.
4	GND	Digital ground reference - must be connected to system ground plane; IOFF protection requires GND continuity.
5	A2	Second NOR gate input A - independent of A1/B1; no internal coupling between gate pairs.
6	B2	Second NOR gate input B - shares same electrical specs as A1/A2/B1 but isolated functionally.
7	Y1	First NOR gate output - matches Y2 in drive strength, timing, and voltage tolerance.
8	V_CC	Positive supply - powers both gates; IOFF remains active only when V_CC = 0 V and GND is present.

Key Features

Feature	Design Value
Wide V_CC Operation	1.65–5.5 V supply range eliminates need for separate voltage regulators in multi-rail systems.
Overvoltage-Tolerant I/O	Inputs and outputs withstand −0.5 V to 5.5 V - enables safe interfacing with legacy 5 V peripherals while running at 1.8 V.
IOFF Partial Power-Down	Output leakage <10 µA when V_CC = 0 V - prevents current backflow into unpowered sections during hot-swap or sleep modes.
High-Speed Performance	2.5 ns t_PD (5 V) and 3.9 ns (3.3 V) - meets timing budgets for DDR address/control lines and real-time sensor conditioning.
Low Input Capacitance	C_IN = 2.5 pF - minimizes loading on preceding drivers and preserves signal integrity in high-frequency routing.

Applications

Power Sequencing Control	Level Translation Interface
Use Scenario: Coordinating startup order of multiple voltage rails (e.g., 1.2 V core, 3.3 V I/O, 5 V analog) using reset and enable signals. IC Role / Device Role / Timing Role: Dual NOR gate implements OR-NOT logic to generate delayed enable pulses and synchronized reset release. Use Value: Single NL27WZ02USG replaces discrete transistors or larger logic arrays, reducing BOM count and board area by 60% vs. SOIC-8 alternatives.	Use Scenario: Connecting a 1.8 V microcontroller GPIO to a 3.3 V sensor's interrupt line without external level shifters. IC Role / Device Role / Timing Role: NOR gate configured as inverter with pull-up to 3.3 V provides bidirectional voltage translation with sub-3 ns delay. Use Value: Overvoltage-tolerant inputs accept 3.3 V signals directly; 24 mA drive ensures fast edge rates into 10 kΩ pull-ups.
Bus Arbitration Logic	LED Driver Enable Circuit
Use Scenario: Resolving contention between two masters sharing an I²C or SPI bus segment in modular instrumentation systems. IC Role / Device Role / Timing Role: NOR-based wired-OR arbitration detects simultaneous request assertions and forces priority resolution within 4 ns. Use Value: Propagation delay variation <0.5 ns across temperature ensures deterministic arbitration timing from −55 °C to +125 °C.	Use Scenario: Enabling/disabling a string of 3 white LEDs (V_F ≈ 3.2 V) via MCU GPIO in battery-powered handheld devices. IC Role / Device Role / Timing Role: NOR gate acts as active-low enable switch, sinking 24 mA to drive LED cathodes directly from 3.3 V rail. Use Value: Eliminates need for external MOSFET or transistor driver; IOFF protection prevents LED current leakage during MCU deep-sleep.

Power Sequencing Control

Level Translation Interface

Use Scenario: Coordinating startup order of multiple voltage rails (e.g., 1.2 V core, 3.3 V I/O, 5 V analog) using reset and enable signals.

IC Role / Device Role / Timing Role: Dual NOR gate implements OR-NOT logic to generate delayed enable pulses and synchronized reset release.

Use Value: Single NL27WZ02USG replaces discrete transistors or larger logic arrays, reducing BOM count and board area by 60% vs. SOIC-8 alternatives.

Use Scenario: Connecting a 1.8 V microcontroller GPIO to a 3.3 V sensor's interrupt line without external level shifters.

IC Role / Device Role / Timing Role: NOR gate configured as inverter with pull-up to 3.3 V provides bidirectional voltage translation with sub-3 ns delay.

Use Value: Overvoltage-tolerant inputs accept 3.3 V signals directly; 24 mA drive ensures fast edge rates into 10 kΩ pull-ups.

Bus Arbitration Logic

LED Driver Enable Circuit

Use Scenario: Resolving contention between two masters sharing an I²C or SPI bus segment in modular instrumentation systems.

IC Role / Device Role / Timing Role: NOR-based wired-OR arbitration detects simultaneous request assertions and forces priority resolution within 4 ns.

Use Value: Propagation delay variation <0.5 ns across temperature ensures deterministic arbitration timing from −55 °C to +125 °C.

Use Scenario: Enabling/disabling a string of 3 white LEDs (V_F ≈ 3.2 V) via MCU GPIO in battery-powered handheld devices.

IC Role / Device Role / Timing Role: NOR gate acts as active-low enable switch, sinking 24 mA to drive LED cathodes directly from 3.3 V rail.

Use Value: Eliminates need for external MOSFET or transistor driver; IOFF protection prevents LED current leakage during MCU deep-sleep.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input NOR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G02DBVR	Same US8 package, 1.65–5.5 V, but t_PD = 3.7 ns (5 V) and I_O = ±24 mA only at V_CC ≥ 3.0 V; no IOFF.	Lacks partial power-down protection - unsuitable for hot-swap or multi-rail isolation where V_CC may float.	Select when IOFF is unnecessary and cost is primary; verify timing margin at 1.8 V operation.
74AUP2G02GM,125	UDFN6 (1.45 × 1.0 mm), 0.8–3.6 V supply, t_PD = 6.4 ns (3.3 V), I_O = ±4 mA - lower drive, narrower V_CC range, smaller footprint.	Not overvoltage tolerant; cannot interface with 5 V signals - limited to ultra-low-power 1.8/3.3 V-only systems.	Choose for space-constrained wearable designs where 5 V compatibility is irrelevant and standby current < 0.1 µA is critical.

Compared with SN74LVC2G02DBVR and 74AUP2G02GM,125, the NL27WZ02USG uniquely combines 5.5 V overvoltage tolerance, IOFF protection, and sub-3 ns speed across its full 1.65–5.5 V range - making it the only choice for robust mixed-voltage arbitration and hot-pluggable subsystems.

Availability

NL27WZ02USG is available at Aetrix Electronics and suitable for industrial automation controllers, portable medical monitors, and automotive infotainment head units requiring stable component supply across extended temperature and mixed-voltage conditions.

Supply support for NL27WZ02USG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient silicon solutions for automotive, industrial, cloud, and IoT applications.

The NL27WZ02USG belongs to onsemi's TinyLogic® WZ ultra-high-speed CMOS logic family, designed for minimal propagation delay and maximum voltage flexibility in space- and power-constrained embedded systems.

FAQ

What is the maximum input voltage the NL27WZ02USG can tolerate?

The NL27WZ02USG accepts DC input voltages from −0.5 V to +5.5 V regardless of V_CC level - meaning it safely handles 5 V signals even when powered at 1.65 V. This overvoltage tolerance is confirmed in the Absolute Maximum Ratings table (VIN = −0.5 to +6.5 V) and reinforced by the "Inputs/Outputs Overvoltage Tolerant up to 5.5 V" feature statement in the datasheet.

Does the NL27WZ02USG support partial power-down mode?

Yes, the NL27WZ02USG features IOFF circuitry that disables output leakage when V_CC = 0 V, limiting I_OFF to ≤10 µA (per datasheet DC Electrical Characteristics). This protects unpowered sections of a system during hot-swap or selective shutdown - a key differentiator versus standard LVC or AUP logic families.

What is the typical propagation delay of the NL27WZ02USG at 3.3 V?

At V_CC = 3.3 V, C_L = 15 pF, and T_A = 25 °C, the NL27WZ02USG exhibits t_PLH/t_PHL = 2.6 ns (typ), as specified in the AC Electrical Characteristics table. This value holds across the full 3.0–3.6 V range and degrades only to 3.9 ns (max) over −55 °C to +125 °C.

Is the NL27WZ02USG pin-compatible with other TinyLogic® devices?

No - the NL27WZ02USG uses a dedicated pinout (A1/B1/Y2/GND/A2/B2/Y1/V_CC) optimized for dual NOR functionality. It is not pin-compatible with NL27WZ00 (dual inverter), NL27WZ04 (dual buffer), or any non-WZ-series TinyLogic parts. Always verify pin mapping against Figure 2 in the NL27WZ02/D datasheet before layout.

What package type does the NL27WZ02USG use?

The NL27WZ02USG is supplied in the US8 package (Case 493), an 8-pin ultra-small outline package measuring 2.1 mm × 2.0 mm × 0.95 mm with 0.65 mm lead pitch. This is distinct from UDFN8 variants (e.g., NL27WZ02MU1TCG) and is explicitly marked "USG" in the ordering code per the Device Ordering Information table on page 6.

NL27WZ02USG Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 27WZ

Package/Case:: 8-VFSOP (0.091", 2.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Logic Type:: NOR Gate

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 3.7ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: US8

NL27WZ02USG FAQ

1.How can I place an order for NL27WZ02USG through Aetrix?

Please submit a Request for Quotation (RFQ) for NL27WZ02USG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL27WZ02USG reliable?

The price and inventory of NL27WZ02USG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ02USG is usually 5 days.

3.What payment methods are accepted for NL27WZ02USG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ02USG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL27WZ02USG?

NL27WZ02USG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL27WZ02USG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL27WZ02USG?

For technical support, including NL27WZ02USG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ02USG requirements.

6.How does Aetrix verify that NL27WZ02USG is sourced from the original manufacturer or authorized distributors?

All NL27WZ02USG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ02USG meets industry standards.

7.What is the process for return or replacement of NL27WZ02USG?

All NL27WZ02USG units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ02USG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL27WZ02USG part is unused and in its original packaging.

Return procedure for NL27WZ02USG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-10 Schmitt Trigger Explained: Hysteresis, Circuits, Inverters and Applications

Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…