Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL27WZ06DTT1

Name: NL27WZ06DTT1
Brand: onsemi
SKU: NL27WZ06DTT1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL27WZ06DTT1

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: SOT-23-6 Thin, TSOT-23-6

Datasheet:: NL27WZ06DTT1.pdf

Description:: IC INVERTER 2CH 2-INP 6TSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,855

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL27WZ06DTT1 from onsemi is a dual CMOS inverter IC with open-drain outputs, designed for level-shifting and wired-OR logic applications in 1.65 V to 5.5 V systems. It delivers 2.1 ns typical propagation delay at 5 V, sinks up to 24 mA at 3.0 V, and supports overvoltage-tolerant inputs/outputs up to 5.5 V - enabling interoperability across mixed-voltage domains such as I²C bus interfaces.

For engineers reviewing the NL27WZ06DTT1 datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain output capability, partial power-down support (IOFF), input overvoltage tolerance, and SC-74 package compatibility with space-constrained PCB layouts.

Technical Context

The NL27WZ06DTT1 integrates two independent inverting buffers with open-drain outputs, eliminating internal pull-ups and allowing external resistor-based voltage translation. Its IOFF circuitry disables current flow when VCC = 0 V, preventing back-powering in partial power-down states.

Input thresholds scale with VCC (VIH = 0.70×VCC above 2.3 V; VIL = 0.30×VCC), ensuring reliable logic detection across the full 1.65–5.5 V supply range. Propagation delays decrease with higher VCC - 4.4 ns typical (tPLZ/tPZL) at 5.5 V - while maintaining sub-10 ns performance down to 1.65 V.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families
Propagation Delay (tPLZ/tPZL)	2.1 ns typ @ VCC = 5 V - supports high-speed signal inversion in timing-critical paths
Output Sink Current	24 mA @ VCC = 3.0 V - drives standard I²C bus loads and LED indicators without external drivers
Input Overvoltage Tolerance	Up to 5.5 V independent of VCC - allows safe connection to higher-voltage buses without clamping diodes
IOFF Partial Power-Down	Active when VCC = 0 V - blocks leakage paths between powered and unpowered system domains
Operating Temperature	−55 °C to +125 °C - qualified for automotive under-hood and industrial control environments
Input Capacitance (CIN)	2.5 pF @ VCC = 5.5 V - minimizes capacitive loading on driving sources and preserves signal integrity

Pinout & Package

Package: SC-74 (Case 318F-05), 6-pin surface-mount, 2.00 mm × 1.25 mm × 0.90 mm body, 0.65 mm pitch.

Pin/Terminal	Circuit Role	Design Meaning
1	A2 (Input 2)	Inverting input for second buffer channel; accepts 0–5.5 V logic levels regardless of VCC
2	A1 (Input 1)	Inverting input for first buffer channel; compatible with mixed-voltage signal sources
3	GND	Ground reference for both logic and power domains; required for IOFF functionality
4	VCC	Positive supply rail (1.65–5.5 V); powers internal circuitry and enables IOFF control
5	Y2 (Output 2)	Open-drain output for second inverter; requires external pull-up to desired logic-high voltage
6	Y1 (Output 1)	Open-drain output for first inverter; supports wired-OR, level-shifting, and bus arbitration

Key Features

Feature	Design Value
Open-drain outputs	Enable bidirectional bus communication (e.g., I²C), voltage-level translation, and wired-OR logic without contention
IOFF partial power-down protection	Prevents current backflow when VCC is off, critical for hot-swap and multi-rail power sequencing
Overvoltage-tolerant inputs	Accepts 5.5 V signals even at VCC = 1.65 V - eliminates need for external level shifters in mixed-supply systems
Low dynamic power consumption	CPD = 4.0 pF - reduces switching current and EMI in high-frequency clock or data lines
AEC-Q100 qualified (−Q variant)	Validated for automotive applications including infotainment and body electronics (NL27WZ06DFT2G-Q)

Applications

I²C Bus Level Shifting	Hot-Swappable Module Interface
Use Scenario: Translating 3.3 V microcontroller I/O to 5 V sensor interface while sharing a common SDA/SCL bus. IC Role / Device Role / Timing Role: Dual open-drain inverter providing bidirectional signal inversion and voltage-domain isolation on I²C lines. Use Value: Eliminates discrete MOSFET translators; maintains I²C timing compliance with 2.1 ns propagation delay and <10 ns max skew between channels.	Use Scenario: Enabling safe insertion/removal of peripheral modules in powered-backplane systems with independent 3.3 V and 5 V domains. IC Role / Device Role / Timing Role: Isolating signal paths during power sequencing using IOFF-enabled open-drain outputs. Use Value: Prevents back-powering of unpowered modules via GND/VCC coupling; supports robust hot-swap handshaking protocols.
LED Driver with Logic-Level Control	Wired-OR Interrupt Aggregation
Use Scenario: Driving multiple 5 V LEDs from a 1.8 V FPGA GPIO with current limiting via external resistors. IC Role / Device Role / Timing Role: Inverting logic-level signal and sinking up to 24 mA per output to directly drive indicator LEDs. Use Value: Removes need for transistor buffers; simplifies BOM with single-device solution supporting wide supply and output voltage ranges.	Use Scenario: Combining interrupt signals from three sensors onto a single MCU interrupt line using active-low wired-OR topology. IC Role / Device Role / Timing Role: Providing two independent open-drain inverters to condition and aggregate asynchronous interrupt sources. Use Value: Ensures glitch-free interrupt merging with sub-5 ns inter-channel delay matching and no shoot-through risk.

I²C Bus Level Shifting

Hot-Swappable Module Interface

Use Scenario: Translating 3.3 V microcontroller I/O to 5 V sensor interface while sharing a common SDA/SCL bus.

IC Role / Device Role / Timing Role: Dual open-drain inverter providing bidirectional signal inversion and voltage-domain isolation on I²C lines.

Use Value: Eliminates discrete MOSFET translators; maintains I²C timing compliance with 2.1 ns propagation delay and <10 ns max skew between channels.

Use Scenario: Enabling safe insertion/removal of peripheral modules in powered-backplane systems with independent 3.3 V and 5 V domains.

IC Role / Device Role / Timing Role: Isolating signal paths during power sequencing using IOFF-enabled open-drain outputs.

Use Value: Prevents back-powering of unpowered modules via GND/VCC coupling; supports robust hot-swap handshaking protocols.

LED Driver with Logic-Level Control

Wired-OR Interrupt Aggregation

Use Scenario: Driving multiple 5 V LEDs from a 1.8 V FPGA GPIO with current limiting via external resistors.

IC Role / Device Role / Timing Role: Inverting logic-level signal and sinking up to 24 mA per output to directly drive indicator LEDs.

Use Value: Removes need for transistor buffers; simplifies BOM with single-device solution supporting wide supply and output voltage ranges.

Use Scenario: Combining interrupt signals from three sensors onto a single MCU interrupt line using active-low wired-OR topology.

IC Role / Device Role / Timing Role: Providing two independent open-drain inverters to condition and aggregate asynchronous interrupt sources.

Use Value: Ensures glitch-free interrupt merging with sub-5 ns inter-channel delay matching and no shoot-through risk.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual inverter with open-drain output applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G06DCUR	Same SC-70-6 package; 32 mA sink @ 3.3 V; VIH/VIL fixed at 2.0 V/0.8 V (not VCC-scaled)	Lacks overvoltage-tolerant inputs; not suitable for >3.6 V signal domains	Preferred where higher sink current is needed and all signals remain ≤3.6 V
MC74VHC1G06DTT1	SC-74 package; 8 mA sink @ 3.3 V; no IOFF; VIH/VIL VCC-scaled but narrower 2.0–5.5 V range	Not AEC-Q100 qualified; lacks partial power-down protection	Cost-optimized alternative for non-automotive, non-hot-swap consumer applications

Compared with SN74LVC2G06DCUR and MC74VHC1G06DTT1, the NL27WZ06DTT1 uniquely combines 5.5 V input overvoltage tolerance, IOFF, and AEC-Q100 qualification in SC-74 - making it the only option for robust mixed-voltage automotive and industrial bus interfacing.

Availability

NL27WZ06DTT1 is available at Aetrix Electronics and suitable for I²C level shifting, hot-swap module interfaces, and LED driver applications requiring stable component supply across automotive, industrial control, and embedded computing programs.

Supply support for NL27WZ06DTT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.

The NL27WZ06DTT1 belongs to onsemi's TinyLogic® WZ ultra-high-speed CMOS logic family, engineered for low-voltage, low-power, and mixed-signal interface applications demanding minimal propagation delay and robust voltage-domain bridging.

FAQ

What is the maximum input voltage the NL27WZ06DTT1 can tolerate?

The NL27WZ06DTT1 supports DC input voltages up to 5.5 V regardless of VCC level - a feature confirmed in the Absolute Maximum Ratings table (VIN = −0.5 V to +6.5 V, with operational tolerance to 5.5 V). This overvoltage tolerance allows safe interfacing with higher-voltage peripherals without external protection components, and is explicitly validated across the full −55 °C to +125 °C operating temperature range.

Does the NL27WZ06DTT1 support partial power-down operation?

Yes, the NL27WZ06DTT1 implements IOFF circuitry that actively disables input/output current paths when VCC = 0 V. As documented in the datasheet Features section and DC Electrical Characteristics (IOFF parameter), this prevents back-current flow between powered and unpowered system sections - a critical requirement for hot-swap and multi-rail power architectures. The IOFF leakage remains ≤10 µA under these conditions.

What package type is used for the NL27WZ06DTT1?

The NL27WZ06DTT1 uses the SC-74 package (Case 318F-05), a 6-pin surface-mount outline measuring 2.00 mm × 1.25 mm × 0.90 mm with 0.65 mm lead pitch. This is confirmed in the Ordering Information table (NL27WZ06DBVT1G = SC-74) and mechanical drawings on page 7 of the datasheet. The SC-74 footprint is distinct from SC-88 and supports high-density PCB layouts.

Can the NL27WZ06DTT1 be used for I²C bus applications?

Yes, the NL27WZ06DTT1 is specifically suited for I²C bus level shifting and signal conditioning. Its dual open-drain outputs, 5.5 V input overvoltage tolerance, sub-5 ns propagation delay matching, and IOFF support align with I²C requirements for bidirectional communication, mixed-voltage domain bridging, and hot-plug safety - as validated in onsemi application notes AN-107 and AND8120.

What is the typical propagation delay of the NL27WZ06DTT1 at 3.3 V supply?

At VCC = 3.3 V, the NL27WZ06DTT1 exhibits a typical propagation delay of 5.6 ns for both tPLZ and tPZL (per AC Electrical Characteristics table, 3.0–3.6 V row). This value is measured under standard test conditions (CL = 50 pF, RL = 500 Ω) and reflects real-world performance in 3.3 V systems - critical for timing-critical signal inversion in data and control paths.

NL27WZ06DTT1 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 27WZ

Package/Case:: SOT-23-6 Thin, TSOT-23-6

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Inverter

Number of Circuits:: 2

Number of Inputs:: 2

Features:: Open Drain

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: -, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 3ns @ 5V, 50pF

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 6-TSOP

NL27WZ06DTT1 FAQ

1.How can I place an order for NL27WZ06DTT1 through Aetrix?

Please submit a Request for Quotation (RFQ) for NL27WZ06DTT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL27WZ06DTT1 reliable?

The price and inventory of NL27WZ06DTT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ06DTT1 is usually 5 days.

3.What payment methods are accepted for NL27WZ06DTT1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ06DTT1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL27WZ06DTT1?

NL27WZ06DTT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL27WZ06DTT1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL27WZ06DTT1?

For technical support, including NL27WZ06DTT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ06DTT1 requirements.

6.How does Aetrix verify that NL27WZ06DTT1 is sourced from the original manufacturer or authorized distributors?

All NL27WZ06DTT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ06DTT1 meets industry standards.

7.What is the process for return or replacement of NL27WZ06DTT1?

All NL27WZ06DTT1 units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ06DTT1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL27WZ06DTT1 part is unused and in its original packaging.

Return procedure for NL27WZ06DTT1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…