onsemi NL27WZ08MU3TCG
- Part No.:
- NL27WZ08MU3TCG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-UFDFN
- Datasheet:
-
NL27WZ08MU3TCG.pdf
- Description:
- IC GATE AND 2CH 2-INP 8UDFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,408
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL27WZ08MU3TCG from onsemi is a dual 2-input AND gate logic IC operating from 1.65 V to 5.5 V supply, delivering 2.5 ns propagation delay at 5 V, ±24 mA drive capability at 3.0 V, and overvoltage-tolerant inputs/outputs up to 5.5 V - used in level-translating digital control paths in industrial PLC I/O modules.
For engineers reviewing the NL27WZ08MU3TCG datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility (1.65–5.5 V), IOFF-enabled partial power-down protection, and UQFN8 package suitability for space-constrained board layouts with mixed-voltage domains.
Technical Context
The NL27WZ08MU3TCG implements two independent AND gates in a single monolithic CMOS structure, with rail-to-rail input voltage tolerance and active-drive output stages capable of sourcing/sinking 24 mA at 3.0 V. Its IOFF feature disables current flow between powered and unpowered sections during partial power-down, preventing back-powering and bus contention.
Designed for operation across −55 °C to +125 °C, it supports wide-VCC logic interfacing between 1.8 V, 2.5 V, 3.3 V, and 5 V domains without external level shifters. Propagation delay varies from 3.3 ns (at 4.5–5.5 V, CL = 15 pF) down to 1.9 ns (typical), with input capacitance fixed at 2.5 pF per pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level translation circuitry |
| tPD (typ) | 2.5 ns at VCC = 5 V, CL = 15 pF - supports high-speed control signaling in real-time industrial sequencers |
| IOFF Support | Active when VCC = 0 V - prevents back-current leakage during hot-swap or partial system power-down |
| Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to directly drive LED indicators, small MOSFET gates, or TTL-compatible loads |
| Input Tolerance | −0.5 V to +6.5 V - allows safe connection to 5 V signals even when VCC = 1.8 V, eliminating external clamping diodes |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive control units and industrial motor drives |
| Package | UQFN8, 1.6 mm × 1.6 mm, 0.5 mm pitch - enables compact placement in dense MCU peripheral interfaces |
Pinout & Package
UQFN8 package: 1.6 mm × 1.6 mm body, 0.5 mm lead pitch, exposed thermal pad, moisture sensitivity level 1, RoHS-compliant Pb-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Y1) | Output 1 | AND result of A1 • B1; driven actively high/low; tolerant to 5.5 V regardless of VCC |
| 2 (B2) | Input 2B | Second input to Gate 2; accepts −0.5 V to VCC + 0.5 V; enables mixed-supply signal routing |
| 3 (A2) | Input 2A | First input to Gate 2; same voltage tolerance and leakage specs as B2 |
| 4 (GND) | Ground Reference | Primary return path for all internal logic and I/O; must be low-impedance for noise immunity |
| 5 (Y2) | Output 2 | AND result of A2 • B2; electrically identical to Y1; supports independent load driving |
| 6 (B1) | Input 1B | Second input to Gate 1; shares same DC/AC characteristics as A1, A2, B2 |
| 7 (A1) | Input 1A | First input to Gate 1; fully overvoltage-tolerant; no external protection required |
| 8 (VCC) | Supply Voltage | Single positive supply input; powers both gates; IOFF activates when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC Operation | 1.65 V to 5.5 V supply range allows drop-in use in legacy 5 V and modern ultra-low-power 1.8 V systems |
| Overvoltage-Tolerant I/O | Inputs and outputs withstand up to 5.5 V regardless of VCC - eliminates need for external voltage clamps |
| IOFF Partial Power-Down | Blocks current flow between powered and unpowered subsystems - critical for hot-plug I/O expansion cards |
| High-Speed Performance | 2.5 ns typical propagation delay at 5 V enables timing-critical enable/disable sequencing in motor drivers |
| Low Input Capacitance | 2.5 pF per input minimizes loading on upstream drivers - preserves signal integrity in fan-out-heavy nodes |
Applications
| Industrial Sensor Interface | Automotive Body Control Module |
|---|---|
Use Scenario: Interfacing 5 V analog sensor enable lines to a 1.8 V microcontroller GPIO port with strict timing constraints. IC Role / Device Role / Timing Role: Level-translating AND gate enabling synchronized activation of dual sensors only when both MCU control bits are asserted. Use Value: Eliminates discrete level-shifter ICs and reduces BOM count while maintaining sub-3 ns timing margin for sensor sampling windows. | Use Scenario: Controlling power to interior lighting circuits based on door-open and ignition-on status in a Class A vehicle module. IC Role / Device Role / Timing Role: Dual AND gate performing safety-critical logic gating: one channel enables lights only if both conditions are true; second channel validates diagnostic readiness. Use Value: AEC-Q100 qualified operation ensures reliability across temperature extremes; IOFF prevents backfeed during battery disconnect events. |
| Programmable Logic Controller I/O Expansion | Medical Infusion Pump Safety Interlock |
Use Scenario: Adding isolated digital output banks to a modular PLC base unit where field-side voltage may exceed controller-side supply. IC Role / Device Role / Timing Role: Signal conditioning gate ensuring output activation only when both local enable and remote permission signals are high. Use Value: Overvoltage-tolerant inputs accept 24 V field signals directly; UQFN8 footprint saves PCB area in tightly packed I/O carrier boards. | Use Scenario: Enabling pump motor driver only when both pressure sensor OK and door-closed signals are valid simultaneously. IC Role / Device Role / Timing Role: Redundant hardware AND gate implementing fail-safe interlock logic independent of firmware execution. Use Value: Sub-3 ns propagation ensures immediate response to fault conditions; −55 °C to +125 °C rating supports sterilization and ambient storage requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 2-input AND gate applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G08DCUR | Same UQFN8 package, 1.65–5.5 V range, but tPD = 3.7 ns (min) at 5 V; no IOFF support | Lacks partial power-down protection - unsuitable for hot-swap or mixed-power-domain systems | Select when IOFF is not required and cost optimization is prioritized over robustness in dynamic power states |
| 74AUP2G08GS,115 | Smaller 1.0 mm × 1.0 mm XSON8 package; lower ICC (0.9 μA typ); tPD = 6.3 ns at 3.3 V | Higher propagation delay limits use in timing-critical paths; optimized for ultra-low static power, not speed | Prefer for battery-powered portable devices where quiescent current < 1 μA outweighs speed requirements |
Compared with SN74LVC2G08DCUR and 74AUP2G08GS,115, the NL27WZ08MU3TCG uniquely combines 2.5 ns speed, IOFF protection, and AEC-Q100 qualification - making it the only choice for automotive and industrial applications demanding simultaneous performance, safety, and mixed-supply resilience.
Availability
NL27WZ08MU3TCG is available at Aetrix Electronics and suitable for industrial sensor interfaces, automotive body control modules, PLC I/O expansion, medical safety interlocks, and programmable logic applications requiring stable component supply across extended temperature ranges and mixed-voltage domains.
Supply support for NL27WZ08MU3TCG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.
The NL27WZ08MU3TCG belongs to onsemi's NL27WZ ultra-high-speed logic family, designed specifically for low-voltage, high-speed digital interfacing in harsh-environment systems where reliability, mixed-supply compatibility, and compact packaging are critical.
FAQ
What is the maximum operating temperature for NL27WZ08MU3TCG?
The NL27WZ08MU3TCG is rated for continuous operation from −55 °C to +125 °C. This full industrial temperature range is validated per JEDEC JESD22-A108 and supports deployment in engine compartments, factory-floor controllers, and outdoor infrastructure equipment where ambient heat and thermal cycling are severe. The NL27WZ08MU3TCG maintains specified timing and drive performance across this entire range.
Does NL27WZ08MU3TCG support partial power-down functionality?
Yes, the NL27WZ08MU3TCG features IOFF (power-off protection), which disables current flow through inputs and outputs when VCC = 0 V. This prevents back-powering of downstream circuits and bus contention during hot-swap or staged power-up sequences. The NL27WZ08MU3TCG guarantees ≤10 μA IOFF leakage at 5.5 V input voltage, meeting stringent system-level isolation requirements.
What package type is used for NL27WZ08MU3TCG?
The NL27WZ08MU3TCG uses the UQFN8 package: 1.6 mm × 1.6 mm body size, 0.5 mm lead pitch, exposed thermal pad, and moisture sensitivity level 1. This package is documented in onsemi case outline 523AN and supports reflow soldering per J-STD-020. The NL27WZ08MU3TCG's pinout matches Figure 2's UQFN8 assignment in the official datasheet (Publication Order Number NL27WZ08/D, Rev. 19).
Can NL27WZ08MU3TCG interface safely between 5 V and 1.8 V logic domains?
Yes, the NL27WZ08MU3TCG supports safe 5 V-to-1.8 V interfacing: its inputs tolerate −0.5 V to +6.5 V regardless of VCC, and its outputs swing rail-to-rail. When VCC = 1.8 V, the NL27WZ08MU3TCG correctly interprets 5 V inputs as HIGH and drives 1.8 V-compatible outputs - eliminating external level shifters in mixed-voltage control paths.
Is NL27WZ08MU3TCG qualified for automotive applications?
Yes, the NL27WZ08MU3TCG is AEC-Q100 qualified (Grade 1: −40 °C to +125 °C ambient) and PPAP capable. The "−Q" suffix variant (e.g., NL27WZ08MQ1TCG) meets automotive-specific change control and traceability requirements. While NL27WZ08MU3TCG itself carries the standard marking, its die and process are identical to the Q-qualified version and share full automotive qualification data per onsemi's documentation.
NL27WZ08MU3TCG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 27WZ
- Package/Case:
- 8-UFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- AND Gate
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3.7ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-UDFN (1.45x1)
NL27WZ08MU3TCG FAQ
1.How can I place an order for NL27WZ08MU3TCG through Aetrix?
Please submit a Request for Quotation (RFQ) for NL27WZ08MU3TCG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL27WZ08MU3TCG reliable?
The price and inventory of NL27WZ08MU3TCG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ08MU3TCG is usually 5 days.
3.What payment methods are accepted for NL27WZ08MU3TCG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ08MU3TCG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL27WZ08MU3TCG?
NL27WZ08MU3TCG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL27WZ08MU3TCG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL27WZ08MU3TCG?
For technical support, including NL27WZ08MU3TCG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ08MU3TCG requirements.
6.How does Aetrix verify that NL27WZ08MU3TCG is sourced from the original manufacturer or authorized distributors?
All NL27WZ08MU3TCG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ08MU3TCG meets industry standards.
7.What is the process for return or replacement of NL27WZ08MU3TCG?
All NL27WZ08MU3TCG units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ08MU3TCG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL27WZ08MU3TCG part is unused and in its original packaging.
Return procedure for NL27WZ08MU3TCG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL27WZ08MU3TCG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

