onsemi NL27WZ125USG-F22190
- Part No.:
- NL27WZ125USG-F22190
- Manufacturer:
- onsemi
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL27WZ125USG-F22190.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V US8
- Quantity:
- Payment:

- Shipping:

Inventory:3,331
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL27WZ125USG-F22190 from onsemi is a dual noninverting buffer with 3-state outputs, operating from 1.65 V to 5.5 V supply. It delivers 2.4 ns typical propagation delay at 5 V, supports ±24 mA drive at 3.0 V, and features IOFF partial power-down protection - used in voltage-level translation and bus isolation in mixed-supply digital systems.
For engineers reviewing the NL27WZ125USG-F22190 datasheet, pinout, applications, or equivalent options, key selection criteria include 3-state enable timing (tPZH/tPHZ ≤ 5.8 ns), overvoltage-tolerant inputs up to 5.5 V, and US8 package compatibility with space-constrained PCB layouts.
Technical Context
The NL27WZ125USG-F22190 implements two independent noninverting buffers, each with separate 3-state output enable (OE1/OE2) control. Its CMOS design ensures rail-to-rail input tolerance and low dynamic power via CPD = 9–11 pF across 3.3 V/5.5 V operation.
It supports partial power-down (IOFF < 10 µA when VCC = 0 V) and operates across −55 °C to +125 °C, meeting AEC-Q100 requirements for automotive use when ordered with -Q suffix - though NL27WZ125USG-F22190 itself is commercial-grade per marking and ordering data.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables interoperability between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains. |
| tPD (typ) | 2.4 ns at VCC = 5 V - ensures minimal signal delay in high-speed data path buffering. |
| IOH/IOL | ±24 mA at VCC = 3.0 V - drives standard TTL loads and multiple CMOS inputs without external buffering. |
| Input Tolerance | Up to 5.5 V regardless of VCC - allows safe interfacing with higher-voltage peripherals in mixed-rail systems. |
| IOFF Leakage | <10 µA at VCC = 0 V - prevents back-driving and signal corruption during system power sequencing. |
| Operating Temp | −55 °C to +125 °C - supports industrial and under-hood automotive environments when qualified variant is selected. |
Pinout & Package
Package: US8 (8-pin ultra-small surface-mount, case 493, 2.1 mm × 2.0 mm × 0.55 mm, lead pitch 0.5 mm).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE1) | Output Enable 1 | Active-low control for Buffer 1 output; places Y1 in high-impedance state when high. |
| 2 (A1) | Input 1 | Noninverting input for first buffer stage; accepts overvoltage-tolerant logic signals. |
| 3 (Y2) | Output 2 | Inverted-output pin assignment reflects physical layout - Y2 is pin 3 per Figure 2, not functional inversion. |
| 4 (GND) | Ground | Reference return path for both buffers; must be low-inductance connection for noise immunity. |
| 5 (A2) | Input 2 | Noninverting input for second buffer stage; electrically isolated from A1 except via shared VCC/GND. |
| 6 (Y1) | Output 1 | Buffered replica of A1; driven only when OE1 is low; tri-stated when OE1 is high. |
| 7 (OE2) | Output Enable 2 | Active-low control for Buffer 2 output; independent timing from OE1 enables staggered bus control. |
| 8 (VCC) | Supply Voltage | Single positive supply for both buffers; decoupling capacitor required within 1 cm for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range | 1.65 V to 5.5 V operation enables drop-in replacement across legacy and modern logic families without redesign. |
| Low propagation delay | 2.4 ns typical at 5 V ensures sub-400 MHz clock domain compatibility for data sampling and synchronization. |
| Overvoltage-tolerant inputs | Inputs withstand up to 5.5 V independently of VCC - eliminates need for external level-shifters in mixed-voltage I/O interfaces. |
| IOFF partial power-down | Sub-10 µA leakage during VCC = 0 V prevents current backflow into powered sections during hot-swap or partial shutdown. |
| US8 footprint | 2.1 mm × 2.0 mm package reduces board area by >40% vs. SOIC-8 while maintaining thermal resistance of 250 °C/W. |
Applications
| Industrial PLC I/O Modules | Automotive Body Control Units |
|---|---|
Use Scenario: Isolating microcontroller GPIOs from noisy 24 V sensor inputs and relay drivers in programmable logic controllers. IC Role / Device Role / Timing Role: Dual buffer provides level translation and bus contention prevention via independent OE control during read/write cycles. Use Value: Enables direct interface between 3.3 V MCU and 5 V industrial sensors without external resistors or translators, reducing BOM count by one IC per channel pair. | Use Scenario: Managing shared CAN/LIN transceiver enable lines and diagnostic LED drivers in door module ECUs. IC Role / Device Role / Timing Role: Buffers isolate MCU pins from ESD-prone external connectors while enabling fast, glitch-free enable/disable sequencing. Use Value: 2.4 ns tPD ensures precise timing alignment between transceiver activation and data transmission start, minimizing bus arbitration errors. |
| Portable Medical Instrumentation | Consumer Audio DSP Interfaces |
Use Scenario: Level-shifting between low-power 1.8 V ADC/DAC controllers and 3.3 V audio codec I²S lines in handheld ultrasound devices. IC Role / Device Role / Timing Role: Noninverting buffer maintains signal integrity and timing margin on bidirectional data lanes with independent OE gating. Use Value: Overvoltage-tolerant inputs tolerate transient coupling from adjacent high-voltage analog stages, eliminating input clamping diodes. | Use Scenario: Driving multiple SPDIF receivers and S/PDIF transmitter enable lines from a single 3.3 V SoC GPIO bank in smart speaker designs. IC Role / Device Role / Timing Role: Dual buffer expands limited GPIO count while 3-state outputs prevent bus contention during mute/unmute transitions. Use Value: ±24 mA drive capability directly sources/receives SPDIF current-mode loads, removing need for discrete transistor buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G125DBVR | Same US8 package, 1.65–5.5 V VCC, but tPD = 3.7 ns (typ) at 3.3 V; IOFF not specified in datasheet. | Lacks explicit IOFF specification; not AEC-Q100 qualified in standard grade. | Select when lower cost is prioritized and partial power-down behavior is not required in system architecture. |
| 74LVC2G126GW,125 | US8 package, 1.65–5.5 V, but features bus-hold inputs (no pull-up/down required); tPD = 3.2 ns (typ) at 3.3 V. | Bus-hold eliminates need for external biasing on floating inputs - beneficial in low-pin-count MCU interfaces. | Choose when input signal integrity on unterminated traces is critical and bus-hold functionality simplifies layout. |
Compared with SN74LVC2G125DBVR and 74LVC2G126GW,125, the NL27WZ125USG-F22190 offers the fastest propagation delay (2.4 ns at 5 V), guaranteed IOFF behavior for robust power sequencing, and documented overvoltage tolerance - making it optimal for high-speed, mixed-rail, and thermally constrained designs.
Availability
NL27WZ125USG-F22190 is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and portable medical instrumentation requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature extremes.
Supply support for NL27WZ125USG-F22190 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient innovation for automotive, industrial, cloud, medical, and IoT applications.
The NL27WZ125USG-F22190 belongs to onsemi's TinyLogic® WZ ultra-high-speed CMOS logic family, designed specifically for low-voltage, low-power, high-speed buffering and signal routing in space-constrained embedded systems.
FAQ
What is the maximum operating temperature for NL27WZ125USG-F22190?
The NL27WZ125USG-F22190 is rated for operation from −55 °C to +125 °C per its Recommended Operating Conditions table. This full industrial temperature range is validated across all electrical parameters in the datasheet, including propagation delay, output drive, and leakage currents - ensuring reliable performance in under-hood automotive and factory-floor environments where ambient temperatures exceed 85 °C.
Does NL27WZ125USG-F22190 support 1.8 V logic levels?
Yes, NL27WZ125USG-F22190 fully supports 1.8 V logic operation: its VCC range starts at 1.65 V, VIH is defined as 0.65 × VCC (so ~1.17 V at 1.8 V), and VOL remains ≤0.28 V at 1.8 V with 12 mA load. Input thresholds scale with supply, enabling clean interfacing with 1.8 V FPGAs and microcontrollers without level shifters.
Is NL27WZ125USG-F22190 pin-compatible with SN74LVC2G125?
No, NL27WZ125USG-F22190 is not pin-compatible with SN74LVC2G125. While both use US8 packages, their pinouts differ: NL27WZ125USG-F22190 places OE1 on pin 1 and Y2 on pin 3, whereas SN74LVC2G125 places A1 on pin 1 and Y1 on pin 3. PCB layout must be verified against each device's official pinout diagram before substitution.
What does the "F22190" suffix in NL27WZ125USG-F22190 indicate?
The "F22190" suffix in NL27WZ125USG-F22190 is a date/batch code per onsemi's marking convention: "F" denotes assembly location, "22" is year (2022), "190" is day-of-year (July 9, 2022). It is not a functional variant identifier - electrical and thermal specifications match the base NL27WZ125USG part number as defined in datasheet NL27WZ125/D Rev. 15.
Can NL27WZ125USG-F22190 drive a 50 pF capacitive load at 10 MHz?
Yes, NL27WZ125USG-F22190 can reliably drive a 50 pF load at 10 MHz: AC Electrical Characteristics specify tPLH/tPHL ≤ 6.0 ns (max) at CL = 50 pF and VCC = 3.0–3.6 V, and CPD = 9–11 pF confirms low dynamic power draw. With 24 mA drive strength, it maintains signal edge integrity and meets setup/hold timing margins for synchronous interfaces at this frequency and load.
NL27WZ125USG-F22190 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 27WZ
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL27WZ125USG-F22190 FAQ
1.How can I place an order for NL27WZ125USG-F22190 through Aetrix?
Please submit a Request for Quotation (RFQ) for NL27WZ125USG-F22190 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL27WZ125USG-F22190 reliable?
The price and inventory of NL27WZ125USG-F22190 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ125USG-F22190 is usually 5 days.
3.What payment methods are accepted for NL27WZ125USG-F22190?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ125USG-F22190 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL27WZ125USG-F22190?
NL27WZ125USG-F22190 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL27WZ125USG-F22190 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL27WZ125USG-F22190?
For technical support, including NL27WZ125USG-F22190 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ125USG-F22190 requirements.
6.How does Aetrix verify that NL27WZ125USG-F22190 is sourced from the original manufacturer or authorized distributors?
All NL27WZ125USG-F22190 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ125USG-F22190 meets industry standards.
7.What is the process for return or replacement of NL27WZ125USG-F22190?
All NL27WZ125USG-F22190 units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ125USG-F22190, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL27WZ125USG-F22190 part is unused and in its original packaging.
Return procedure for NL27WZ125USG-F22190:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL27WZ125USG-F22190 Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

