My Inquiry
My Account
onsemi NL27WZ125USG-Q
- Part No.:
- NL27WZ125USG-Q
- Manufacturer:
- onsemi
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL27WZ125USG-Q.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V US8
- Quantity:
- Payment:
- Shipping:
Inventory:2,908
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL27WZ125USG-Q from onsemi is a dual noninverting buffer with 3-state outputs, designed for voltage-level translation and bus isolation in low-voltage digital systems. It operates from 1.65 V to 5.5 V, delivers 2.4 ns typical propagation delay at 5 V, supports ±24 mA drive at 3.0 V, and features IOFF partial power-down protection. It is AEC-Q100 qualified and used in automotive body control modules requiring robust tri-state bus management.
For engineers reviewing the NL27WZ125USG-Q datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility (1.65–5.5 V), 3-state enable timing (tPZH/tPHZ ≤ 5.8 ns max), output drive strength (24 mA sink/source at 3.0 V), and automotive qualification status (AEC-Q100, PPAP capable).
Technical Context
The NL27WZ125USG-Q integrates two independent noninverting buffers, each with separate 3-state enable inputs (OE1, OE2), enabling selective bus gating without signal inversion. Its IOFF circuitry prevents current backflow when VCC = 0 V, supporting live-insertion and hot-swap scenarios.
It uses CMOS logic with overvoltage-tolerant inputs/outputs (up to 5.5 V), allowing interoperability across mixed-supply domains (e.g., 1.8 V logic driving 3.3 V or 5 V buses). Propagation delay varies with VCC and load: 2.0 ns typ at 5 V/15 pF, 2.6 ns typ at 3.3 V/15 pF, and 6.0 ns typ at 1.8 V/15 pF.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families. |
| Propagation Delay (tPLH/tPHL) | 2.4 ns typ at VCC = 5 V, CL = 15 pF - ensures minimal signal latency in high-speed data paths. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - supports direct interface to multiple standard CMOS loads without external buffering. |
| IOFF Partial Power-Down | Active when VCC = 0 V - blocks current flow between powered and unpowered sections, preventing system-level latch-up. |
| Input/Output Overvoltage Tolerance | Up to 5.5 V - allows safe interfacing with higher-voltage peripherals even when VCC is 1.65 V. |
| Operating Temperature Range | −55 °C to +125 °C - meets extended automotive ambient requirements for under-hood and chassis applications. |
| AEC-Q100 Qualification | Qualified per Grade 1 (−40 °C to +125 °C) and Grade 0 (−55 °C to +125 °C) - certified for automotive safety-critical subsystems. |
Pinout & Package
Package: US8 (Case 493), 8-pin ultra-small surface-mount package (2.1 mm × 2.0 mm × 0.55 mm), Pb-free, RoHS compliant, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE1) | Output Enable 1 | Active-low control for Buffer 1 output (Y1); drives Y1 to high-impedance when high. |
| 2 (A1) | Input 1 | Noninverting input for first buffer stage; accepts 1.65–5.5 V logic levels regardless of VCC. |
| 3 (Y2) | Output 2 | Inverted-output pin location for second buffer - physically adjacent to GND for noise reduction. |
| 4 (GND) | Ground | Reference return path for all internal logic and I/O; must be connected to system ground plane. |
| 5 (A2) | Input 2 | Noninverting input for second buffer stage; electrically isolated from A1 for independent signal routing. |
| 6 (Y1) | Output 1 | Noninverted output of first buffer; driven low/high or placed in high-Z based on OE1 state. |
| 7 (OE2) | Output Enable 2 | Active-low control for Buffer 2 output (Y2); enables independent tri-state control per channel. |
| 8 (VCC) | Positive Supply | Single power rail for both buffers; powers internal logic and defines logic threshold reference. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 3-state buffers | Enables concurrent control of two bidirectional data lines (e.g., I²C pull-up isolation, shared memory bus arbitration). |
| IOFF partial power-down protection | Prevents damaging current flow during power sequencing mismatches - critical for modular automotive ECUs. |
| Overvoltage-tolerant I/O (≤5.5 V) | Eliminates need for external level-shifters when interfacing 1.8 V microcontrollers with 5 V sensors or displays. |
| Low propagation delay (2.4 ns typ @ 5 V) | Supports >200 MHz clock-domain crossing in FPGA-to-ASIC interconnects with deterministic timing margins. |
| AEC-Q100 Grade 0 qualification | Validated for operation at −55 °C to +125 °C junction temperature - suitable for engine control units and transmission controllers. |
Applications
| Automotive Body Control Module | Industrial PLC I/O Expansion |
|---|---|
|
Use Scenario: Isolating CAN transceiver TX/RX lines from MCU GPIO during sleep mode to reduce quiescent current. IC Role / Device Role / Timing Role: Dual buffer acts as voltage-translating, tri-state-gated interface between 3.3 V MCU and 5 V CAN PHY, with independent OE control per line. Use Value: IOFF protection prevents back-powering the MCU during VCC shutdown, reducing system standby current by >85% versus discrete FET solutions. |
Use Scenario: Expanding digital input count on a 24 V industrial controller using optocoupler-isolated inputs. IC Role / Device Role / Timing Role: Buffers condition and level-shift signals from 24 V opto outputs to 3.3 V FPGA inputs while providing bus contention protection via 3-state control. Use Value: 24 mA drive strength eliminates external pull-up resistors; overvoltage tolerance avoids clamping diodes on PCB. |
| Automotive Infotainment Head Unit | Medical Diagnostic Equipment Interface |
|
Use Scenario: Managing shared SPI flash memory access between application processor and safety monitor MCU. IC Role / Device Role / Timing Role: Dual buffer isolates two SPI masters onto one flash device, with OE1/OE2 synchronized to prevent bus conflicts. Use Value: 2.4 ns propagation delay preserves SPI timing margins up to 25 MHz; AEC-Q100 qualification ensures reliability in vibration-prone dash environments. |
Use Scenario: Interfacing legacy RS-232 serial ports on ultrasound imaging hardware to modern low-voltage SoCs. IC Role / Device Role / Timing Role: Buffers translate TTL-level UART signals between 1.8 V SoC and 3.3 V level-shifter ICs while enabling software-controlled port disable. Use Value: Independent OE pins allow dynamic disabling of unused COM ports, reducing EMI emissions and meeting IEC 60601-1 leakage current limits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G125DPWR | Same US8 package, 1.65–5.5 V supply, but only rated to +85 °C commercial temp range; no AEC-Q100 qualification. | Lacks automotive qualification and extended temperature support; unsuitable for under-hood or safety-critical use. | Select only for cost-sensitive consumer or industrial applications where −40 °C to +85 °C operation suffices. |
| 74LVC2G126GW,125 | Inverting dual buffer (A→¬Y), same supply range and drive strength; identical US8 footprint and pinout except inverted logic function. | Requires logic inversion in firmware or upstream logic; not drop-in replaceable due to functional mismatch. | Choose only if system design explicitly requires inverting behavior - otherwise, NL27WZ125USG-Q provides true noninverting signal pass-through. |
Compared with SN74LVC2G125DPWR and 74LVC2G126GW,125, the NL27WZ125USG-Q uniquely combines AEC-Q100 Grade 0 qualification, −55 °C to +125 °C operation, and noninverting dual-buffer functionality in US8 - making it the sole option for automotive-grade bus isolation without logic inversion or thermal derating.
Availability
NL27WZ125USG-Q is available at Aetrix Electronics and suitable for automotive body control modules, industrial PLC I/O expansion, infotainment head units, and medical diagnostic equipment requiring stable component supply across extended temperature and qualification requirements.
Supply support for NL27WZ125USG-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NL27WZ125USG-Q belongs to onsemi's NL27WZ ultra-low-power logic family, engineered for high-speed, low-voltage operation in space-constrained automotive and industrial systems requiring AEC-Q100 compliance and robust bus interface capability.
FAQ
What is the maximum operating temperature for NL27WZ125USG-Q?
The NL27WZ125USG-Q is rated for operation from −55 °C to +125 °C ambient temperature, with full electrical performance guaranteed across this range. This specification aligns with AEC-Q100 Grade 0 requirements and is validated through accelerated life testing and thermal characterization per JEDEC JESD22 standards. The NL27WZ125USG-Q maintains specified propagation delay, drive strength, and IOFF leakage within these limits.
Does NL27WZ125USG-Q support partial power-down (IOFF) functionality?
Yes, the NL27WZ125USG-Q implements IOFF circuitry that actively disables input and output paths when VCC = 0 V, limiting current flow to ≤10 µA per pin. This feature is confirmed in the datasheet's DC Electrical Characteristics table (IOFF parameter) and enables safe hot-plug operation in modular automotive ECUs. The NL27WZ125USG-Q remains compliant with AEC-Q100's power-down stress tests.
Is NL27WZ125USG-Q pin-compatible with standard US8 dual buffer ICs like SN74LVC2G125?
No - while NL27WZ125USG-Q and SN74LVC2G125 share the US8 package and pin count, their pin assignments differ: NL27WZ125USG-Q places Y2 at Pin 3 and GND at Pin 4, whereas SN74LVC2G125 places GND at Pin 3 and Y2 at Pin 4. This physical mismatch means NL27WZ125USG-Q is not a drop-in replacement; board layout revision is required to accommodate its specific pinout.
What is the typical propagation delay of NL27WZ125USG-Q at 3.3 V supply?
The NL27WZ125USG-Q exhibits a typical propagation delay of 2.6 ns (tPLH/tPHL) at VCC = 3.3 V with CL = 15 pF, as specified in the AC Electrical Characteristics table. This value is measured under standard test conditions (RL = 1 MΩ, R1 = open) and reflects real-world performance in low-voltage digital interfaces such as FPGA-to-ASIC communication links or high-speed sensor data routing.
How does the overvoltage tolerance of NL27WZ125USG-Q benefit system design?
The NL27WZ125USG-Q accepts input and output voltages up to 5.5 V regardless of VCC level - meaning it can safely interface a 1.8 V MCU with a 5 V display driver without external level shifters. This capability is verified in the Maximum Ratings table (VIN/VOUT = −0.5 V to +6.5 V) and reduces BOM count, PCB area, and signal integrity risk in mixed-voltage automotive subsystems.
NL27WZ125USG-Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL27WZ125USG-Q FAQ
1.How can I place an order for NL27WZ125USG-Q through Aetrix?
Please submit a Request for Quotation (RFQ) for NL27WZ125USG-Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL27WZ125USG-Q reliable?
The price and inventory of NL27WZ125USG-Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ125USG-Q is usually 5 days.
3.What payment methods are accepted for NL27WZ125USG-Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ125USG-Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL27WZ125USG-Q?
NL27WZ125USG-Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL27WZ125USG-Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL27WZ125USG-Q?
For technical support, including NL27WZ125USG-Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ125USG-Q requirements.
6.How does Aetrix verify that NL27WZ125USG-Q is sourced from the original manufacturer or authorized distributors?
All NL27WZ125USG-Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ125USG-Q meets industry standards.
7.What is the process for return or replacement of NL27WZ125USG-Q?
All NL27WZ125USG-Q units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ125USG-Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL27WZ125USG-Q part is unused and in its original packaging.
Return procedure for NL27WZ125USG-Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL27WZ125USG-Q Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
