My Inquiry
My Account
onsemi NL27WZ126USG-Q
- Part No.:
- NL27WZ126USG-Q
- Manufacturer:
- onsemi
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL27WZ126USG-Q.pdf
- Description:
- IC BUFFER NON-INVERT 5.5V US8
- Quantity:
- Payment:
- Shipping:
Inventory:4,099
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL27WZ126USG-Q from onsemi is a dual noninverting buffer with 3-state outputs, designed for voltage-level translation and bus isolation in low-voltage digital systems. It operates from 1.65 V to 5.5 V, delivers 2.4 ns typical propagation delay at 5 V, supports ±24 mA drive at 3.0 V, and features IOFF partial power-down protection - used in automotive infotainment data routing and industrial sensor interface modules.
For engineers reviewing the NL27WZ126USG-Q datasheet, pinout, applications, or equivalent options, key selection criteria include 3-state enable timing (tPZH/tPHZ ≤ 5.8 ns), overvoltage-tolerant inputs up to 5.5 V, AEC-Q100 qualification, and US8 package compatibility with space-constrained PCB layouts.
Technical Context
The NL27WZ126USG-Q implements two independent noninverting buffers, each with separate 3-state enable (OE1/OE2) control and rail-to-rail input tolerance. Its IOFF circuitry prevents current backflow when VCC = 0 V, enabling hot-insertion in multi-rail systems.
It uses CMOS logic with <100 FETs complexity, supports mixed-voltage interfacing (e.g., 1.8 V logic driving 3.3 V bus), and maintains specified AC performance across −55 °C to +125 °C - validated per AEC-Q100 Grade 1 requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - enables interoperability across 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| Propagation Delay (tPLH/tPHL) | 2.0 ns (typ) at 5 V, CL = 15 pF - ensures sub-500 MHz signal integrity in high-speed control paths. |
| Output Drive Strength | ±24 mA at 3.0 V - sufficient to drive 50 Ω transmission lines or fan-out to ≥10 LVTTL loads. |
| Input Overvoltage Tolerance | Up to 5.5 V regardless of VCC - allows safe interfacing with higher-voltage peripherals without external clamping. |
| IOFF Leakage Current | ≤10 µA at VCC = 0 V - prevents power rail contention during partial power-down sequences. |
| Operating Temperature | −55 °C to +125 °C - meets automotive under-hood and industrial extended-temperature requirements. |
| ESD Rating (HBM) | 2000 V - exceeds IEC 61000-4-2 Level 2 for robust handling in manufacturing and field environments. |
Pinout & Package
Package: US8 (8-pin ultra-small surface-mount, case 493, 2.1 mm × 2.0 mm × 0.55 mm, lead-free, RoHS compliant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE1) | Output Enable 1 | Active-high control for Buffer 1 output (Y1); asserts high-impedance state when low. |
| 2 (A1) | Input 1 | Noninverting data input for first buffer channel; tolerant to 5.5 V regardless of VCC. |
| 3 (Y2) | Output 2 | Inverted-output terminal of second buffer; driven only when OE2 = high. |
| 4 (GND) | Ground | Reference return path for all internal logic and I/O; must be low-inductance connection. |
| 5 (A2) | Input 2 | Noninverting data input for second buffer channel; electrically identical to A1. |
| 6 (Y1) | Output 1 | Output of first buffer; high-impedance when OE1 = low; drives rail-to-rail logic levels. |
| 7 (OE2) | Output Enable 2 | Active-high control for Buffer 2 output (Y2); independent of OE1 for asymmetric bus control. |
| 8 (VCC) | Power Supply | Single positive supply input; powers both buffers and enables IOFF behavior during power loss. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (1.65–5.5 V) | Eliminates need for external voltage translators when interfacing mixed-supply subsystems (e.g., MCU core @ 1.8 V, peripheral bus @ 3.3 V). |
| IOFF partial power-down | Blocks current flow between powered and unpowered sections - critical for PCIe hot-plug, modular sensor nodes, and battery-backed subsystems. |
| Overvoltage-tolerant inputs | Accepts 0–5.5 V signals even at VCC = 1.65 V - simplifies design of legacy-compatible interfaces without resistive dividers or clamp diodes. |
| AEC-Q100 qualified (Grade 1) | Validated for automotive applications including body control modules, ADAS sensor hubs, and infotainment gateways requiring −40 °C to +125 °C operation. |
| Low dynamic power (CPD = 9–11 pF) | Reduces switching current consumption in high-frequency clock/data buffering - e.g., 10 MHz operation draws <100 µA additional ICC beyond quiescent. |
Applications
| Automotive Sensor Interface | Industrial PLC I/O Expansion |
|---|---|
|
Use Scenario: Isolating CAN transceiver TX/RX lines from microcontroller GPIOs in an engine control unit while supporting 5 V sensor inputs. IC Role / Device Role / Timing Role: Dual buffer provides direction-controlled signal conditioning and voltage translation between 3.3 V MCU and 5 V analog front-end. Use Value: Enables direct connection of 5 V sensors without level shifters, while IOFF prevents backfeed during MCU sleep mode - reducing BOM count by one IC and saving 1.2 mm² PCB area. |
Use Scenario: Driving multiple isolated digital output channels from a single FPGA I/O bank in a programmable logic controller rack. IC Role / Device Role / Timing Role: Buffers act as current-boosting 3-state drivers for optocoupler inputs, with independent OE control per channel. Use Value: Delivers 24 mA per output at 3.3 V to reliably trigger industrial optocouplers; tPZH < 5.8 ns ensures deterministic timing alignment across 8-channel expansion modules. |
| Medical Diagnostic Data Bus | Consumer IoT Hub Signal Routing |
|
Use Scenario: Multiplexing ECG/EEG analog front-end data streams onto a shared SPI bus in a portable diagnostic device. IC Role / Device Role / Timing Role: Dual buffer isolates ADC output lines and enables time-multiplexed access via OE1/OE2 toggling. Use Value: Prevents cross-talk between sensitive analog channels using high-impedance tri-state during idle periods; 2.4 ns delay preserves sub-100 ns sampling window integrity. |
Use Scenario: Managing bidirectional I²C communication between a Bluetooth SoC and multiple environmental sensors in a smart home hub. IC Role / Device Role / Timing Role: Acts as bi-directional bus buffer with OE-controlled directionality, supporting mixed-voltage I²C segments (1.8 V SoC ↔ 3.3 V sensors). Use Value: Input overvoltage tolerance eliminates external protection diodes on 3.3 V sensor side; 1.65 V minimum VCC allows operation directly from Li-ion battery (3.0–4.2 V). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 3-state buffer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G126DBVR | Same US8 package, but rated only to +85 °C commercial temp range; no AEC-Q100 qualification; slightly higher tPLH (2.9 ns typ @ 3.3 V). | Not suitable for under-hood automotive use; acceptable for consumer-grade IoT gateways or lab equipment. | Select SN74LVC2G126DBVR only if AEC-Q100 compliance and extended temperature are not required. |
| 74LVC2G126GM,132 | Identical functional spec and AEC-Q100 Grade 1 rating, but in XSON-8 (1.35 × 1.35 mm) package - 35% smaller footprint than US8. | Enables denser routing in space-constrained modules like wearable medical sensors or compact ADAS cameras. | Choose 74LVC2G126GM,132 when board area is critical and rework capability for XSON-8 is available. |
Compared with SN74LVC2G126DBVR and 74LVC2G126GM,132, the NL27WZ126USG-Q uniquely combines AEC-Q100 Grade 1 qualification, US8 package familiarity for legacy designs, and lowest propagation delay (2.0 ns typ @ 5 V), making it optimal for timing-critical automotive and industrial control applications where reliability and speed are jointly prioritized.
Availability
NL27WZ126USG-Q is available at Aetrix Electronics and suitable for automotive ECU signal routing, industrial PLC I/O expansion, and medical diagnostic data multiplexing requiring stable component supply across long production lifecycles.
Supply support for NL27WZ126USG-Q includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power, analog, sensing, and connectivity solutions for automotive, industrial, cloud, and IoT markets.
The NL27WZ126USG-Q belongs to onsemi's NL27WZ ultra-low-power logic family, engineered for high-speed, low-voltage signal buffering in safety-critical and thermally constrained environments.
FAQ
What is the maximum operating temperature for NL27WZ126USG-Q?
The NL27WZ126USG-Q is rated for continuous operation from −55 °C to +125 °C and is AEC-Q100 qualified for automotive Grade 1 applications. This specification is verified per JEDEC JESD22-A108 and confirmed in the official onsemi datasheet Rev. 16. The NL27WZ126USG-Q maintains full functionality and timing compliance across this full range without derating.
Does NL27WZ126USG-Q support partial power-down (IOFF) functionality?
Yes, the NL27WZ126USG-Q includes IOFF circuitry that actively disables current flow between inputs and outputs when VCC = 0 V. Per the datasheet, IOFF leakage is ≤10 µA under this condition, preventing back-driving of powered rails - a critical feature for hot-swap and modular system architectures. This behavior is intrinsic to the NL27WZ126USG-Q silicon design.
Is NL27WZ126USG-Q pin-compatible with standard 74-series dual buffers?
No, the NL27WZ126USG-Q uses a non-standard pinout optimized for US8 layout: OE1/A1/Y2/GND/A2/Y1/OE2/VCC. It is not pin-compatible with 74LVC2G126 or 74AUP2G126 variants. Board redesign is required when migrating to or from the NL27WZ126USG-Q, as confirmed by the pin assignment table in the onsemi datasheet.
What is the typical propagation delay of NL27WZ126USG-Q at 3.3 V supply?
The NL27WZ126USG-Q exhibits 2.6 ns typical propagation delay (tPLH/tPHL) at VCC = 3.3 V with CL = 15 pF, as specified in the AC Electrical Characteristics table (Rev. 16 datasheet, page 5). This value is measured under standard test conditions and remains valid across the full operating temperature range.
Can NL27WZ126USG-Q interface between 1.8 V and 5 V logic domains?
Yes, the NL27WZ126USG-Q supports mixed-voltage operation: its inputs tolerate up to 5.5 V regardless of VCC, and it operates down to 1.65 V. When VCC = 1.8 V, the NL27WZ126USG-Q safely accepts 5 V inputs and outputs rail-to-rail 1.8 V logic levels - enabling direct bridging without external level shifters.
NL27WZ126USG-Q Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 2
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- 3-State
- Current - Output High, Low:
- 32mA, 32mA
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL27WZ126USG-Q FAQ
1.How can I place an order for NL27WZ126USG-Q through Aetrix?
Please submit a Request for Quotation (RFQ) for NL27WZ126USG-Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL27WZ126USG-Q reliable?
The price and inventory of NL27WZ126USG-Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ126USG-Q is usually 5 days.
3.What payment methods are accepted for NL27WZ126USG-Q?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ126USG-Q transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL27WZ126USG-Q?
NL27WZ126USG-Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL27WZ126USG-Q order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL27WZ126USG-Q?
For technical support, including NL27WZ126USG-Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ126USG-Q requirements.
6.How does Aetrix verify that NL27WZ126USG-Q is sourced from the original manufacturer or authorized distributors?
All NL27WZ126USG-Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ126USG-Q meets industry standards.
7.What is the process for return or replacement of NL27WZ126USG-Q?
All NL27WZ126USG-Q units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ126USG-Q, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL27WZ126USG-Q part is unused and in its original packaging.
Return procedure for NL27WZ126USG-Q:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL27WZ126USG-Q Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments
-
SN74LVC2G17DBVR
Texas Instruments
-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments
-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
