onsemi NL27WZ14DTT1G
- Part No.:
- NL27WZ14DTT1G
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- SOT-23-6 Thin, TSOT-23-6
- Datasheet:
-
NL27WZ14DTT1G.pdf
- Description:
- IC INVERT SCHMITT 2CH 2INP 6TSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,472
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL27WZ14DTT1G from onsemi is a dual Schmitt-trigger inverter IC operating from 1.65 V to 5.5 V, delivering 3.2 ns propagation delay at 5 V, ±32 mA output drive capability, and overvoltage-tolerant inputs/outputs up to 5.5 V. It serves as a noise-immune signal conditioning and level-shifting element in low-voltage digital interface circuits.
For engineers reviewing the NL27WZ14DTT1G datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility (1.65–5.5 V), Schmitt-trigger hysteresis for noisy environments, IOFF partial power-down support, UDFN6-6 package footprint constraints, and AEC-Q100 qualification status for automotive use cases.
Technical Context
The NL27WZ14DTT1G integrates two independent Schmitt-trigger inverters with hysteresis thresholds (VT+ = 1.0–3.6 V, VT− = 0.2–1.9 V depending on VCC) enabling robust noise rejection in slow-rising or EMI-prone signals. Its IOFF circuitry disables I/O paths during power-down, preventing back-driving in partial-power systems.
It supports rail-to-rail input operation up to 5.5 V regardless of VCC, and delivers 32 mA sink current at 4.5 V while maintaining <5.5 ns typical propagation delay across 1.65–5.5 V supply range. The device uses sub-100-FET logic design optimized for ultra-low static current and fast switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables direct interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters. |
| tPD (Typ) | 3.2 ns at VCC = 5 V - Supports high-speed signal inversion in timing-critical paths such as clock buffering or reset synchronization. |
| IOFF Support | Yes - Prevents current leakage between powered and unpowered sections in hot-swap or multi-rail systems. |
| Input Overvoltage Tolerance | Up to 5.5 V - Allows safe connection to higher-voltage signals (e.g., 5 V microcontroller GPIO) even when VCC = 1.8 V. |
| Output Drive | Sink 32 mA at 4.5 V - Sufficient to directly drive LEDs, small logic loads, or multiple CMOS inputs without external buffers. |
| Hysteresis Voltage (VH) | 0.1–1.7 V (VCC-dependent) - Provides 300–500 mV noise margin against ground bounce or crosstalk in industrial sensor interfaces. |
| Operating Temp | −55 °C to +125 °C - Qualified for under-hood automotive, industrial control, and extended-temperature embedded applications. |
Pinout & Package
Package: UDFN6 (1.0 mm × 1.0 mm, 0.35 mm pitch), 6-pin, bottom-exposed thermal pad, RoHS-compliant, Pb-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Y1) | Inverter 1 Output | Active-low inverted output of Input A1; drives downstream logic or analog threshold comparators. |
| 2 (A2) | Inverter 2 Input | Schmitt-trigger input accepting 0–5.5 V signals; immune to slow edges and noise-induced glitches. |
| 3 (A1) | Inverter 1 Input | Primary Schmitt-trigger input; used for debouncing mechanical switches or cleaning up analog comparator outputs. |
| 4 (Y2) | Inverter 2 Output | Independent inverted output synchronized with A2; enables dual-channel signal conditioning in compact space. |
| 5 (GND) | Ground Reference | Common return path for both inverters; requires low-inductance connection to minimize switching noise coupling. |
| 6 (VCC) | Power Supply | Single-supply rail powering both inverters; supports wide-range operation without external regulators. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Schmitt-trigger inversion | Two independent hysteresis-based inverters reduce false triggering in noisy sensor or switch inputs. |
| IOFF partial power-down protection | Isolates inputs/outputs when VCC = 0 V, enabling safe insertion/removal in live-backplane systems. |
| Overvoltage-tolerant I/O | Accepts 5.5 V inputs with VCC as low as 1.65 V - eliminates need for external clamping diodes or level translators. |
| Ultra-small UDFN6 package | 1.0 mm × 1.0 mm footprint saves PCB area in space-constrained modules like automotive ECUs and wearables. |
| AEC-Q100 qualified | Qualified for automotive Grade 1 (−40 °C to +125 °C) per Rev. 20 datasheet - suitable for body electronics and ADAS subsystems. |
Applications
| Industrial Sensor Interface | Automotive Body Control |
|---|---|
|
Use Scenario: Conditioning output of resistive temperature sensors or magnetic reed switches exposed to EMI in factory automation panels. IC Role / Device Role / Timing Role: Dual Schmitt-trigger inverter cleans slow, noisy switch transitions and provides logic-compatible outputs to MCU GPIOs. Use Value: Eliminates software debouncing overhead and prevents spurious interrupts caused by contact bounce or motor noise. |
Use Scenario: Interfacing door latch position switches and seatbelt buckle sensors to body control module (BCM) microcontrollers. IC Role / Device Role / Timing Role: Signal conditioner converting mechanical switch states into clean, hysteresis-protected digital inputs for safety-critical monitoring. Use Value: Ensures reliable detection despite battery voltage fluctuations (9–16 V) and load-dump transients due to 5.5 V I/O tolerance. |
| Low-Power Wearable System | USB-C Port Detection |
|
Use Scenario: Debouncing tactile buttons and translating analog hall-effect sensor outputs in hearables and smart bands. IC Role / Device Role / Timing Role: Dual inverter provides rail-to-rail input compatibility with 1.8 V MCU I/O while consuming <10 µA quiescent current. Use Value: Extends battery life via ultra-low ICC and enables single-supply operation without level-shifting components. |
Use Scenario: Detecting CC1/CC2 pin states in USB-C receptacles to determine cable orientation and source/sink role. IC Role / Device Role / Timing Role: Schmitt-trigger inverter converts weak pull-up/pull-down voltages into sharp logic levels for USB PD controller inputs. Use Value: Improves detection reliability under noisy USB port conditions and supports fast orientation switching without metastability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual Schmitt-trigger inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G14DBVR | Same 1.65–5.5 V range, but no IOFF; 3.5 ns tPD at 3.3 V; SC70-6 package (larger than UDFN6). | Lacks partial power-down protection; unsuitable for hot-swap or multi-rail isolation scenarios. | Select when IOFF is not required and SC70 footprint is acceptable; lower cost in high-volume consumer designs. |
| MC74VHC14DT | Wider temp range (−55 °C to +125 °C), same hysteresis, but only 2.0 V min VCC; SOIC-14 package (not pin-compatible). | Not available in UDFN6; lacks AEC-Q100 qualification; higher ICC at low VCC. | Prefer for legacy through-hole or larger board designs where thermal performance outweighs size constraints. |
Compared with SN74LVC2G14DBVR and MC74VHC14DT, the NL27WZ14DTT1G uniquely combines UDFN6 miniaturization, IOFF-enabled system-level power management, and AEC-Q100 qualification - making it optimal for next-generation automotive and portable electronics requiring space, safety, and robustness.
Availability
NL27WZ14DTT1G is available at Aetrix Electronics and suitable for automotive body control modules, industrial sensor nodes, and portable medical devices requiring stable component supply, long-term lifecycle assurance, and AEC-Q100 compliance.
Supply support for NL27WZ14DTT1G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier specializing in energy-efficient power management, analog, sensing, and connectivity solutions for automotive, industrial, and cloud infrastructure markets.
The NL27WZ14DTT1G belongs to onsemi's TinyLogic® WZ ultra-high-speed CMOS logic family, designed specifically for low-voltage, low-power, noise-immune signal conditioning in space-constrained and mission-critical applications.
FAQ
What is the maximum input voltage the NL27WZ14DTT1G can tolerate when VCC = 1.8 V?
The NL27WZ14DTT1G supports input voltages up to 5.5 V regardless of VCC level, including at 1.8 V operation. This overvoltage tolerance eliminates the need for external clamping diodes when interfacing with higher-voltage peripherals, and is confirmed in the Absolute Maximum Ratings table (VIN = −0.5 V to +6.5 V) and Recommended Operating Conditions (VIN = 0 to 5.5 V).
Does the NL27WZ14DTT1G support partial power-down mode, and how does it behave when VCC = 0 V?
Yes, the NL27WZ14DTT1G features IOFF circuitry that places inputs and outputs in high-impedance state when VCC = 0 V. In this mode, leakage current is limited to ≤10 µA (per IOFF specification), preventing back-current flow between powered and unpowered domains - critical for hot-plug systems and multi-rail power sequencing.
What is the hysteresis voltage (VH) of the NL27WZ14DTT1G at VCC = 3.3 V, and why does it matter?
At VCC = 3.3 V, the NL27WZ14DTT1G exhibits VH = 0.4–1.2 V (min–max), with typical hysteresis of 0.93 V. This voltage window ensures reliable switching in presence of noise or slow signal edges - for example, rejecting >500 mV of ground bounce in motor-control feedback lines or eliminating chatter from mechanical switch contacts.
Is the NL27WZ14DTT1G pin-compatible with other TinyLogic® dual inverters like NL27WZ04DTT1G?
No, the NL27WZ14DTT1G is not pin-compatible with NL27WZ04DTT1G. While both use UDFN6 packages, their pinouts differ: NL27WZ14DTT1G assigns pins 1/Y1, 2/A2, 3/A1, 4/Y2, 5/GND, 6/VCC; NL27WZ04DTT1G uses 1/A1, 2/Y1, 3/GND, 4/Y2, 5/A2, 6/VCC. Layout reuse requires verification against each device's specific pin assignment diagram.
What thermal performance can be expected from the NL27WZ14DTT1G in its UDFN6-6 (1.0×1.0 mm) package?
In the UDFN6-6 (CASE 517BX) package, the NL27WZ14DTT1G has θJA = 154 °C/W (per datasheet page 2). With typical power dissipation <1 mW at 1 MHz, junction temperature rise remains negligible (<0.15 °C) under standard FR4 PCB conditions - enabling reliable operation in thermally constrained modules without heatsinking.
NL27WZ14DTT1G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 27WZ
- Package/Case:
- SOT-23-6 Thin, TSOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 2
- Features:
- Schmitt Trigger
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- 0.4V ~ 1.2V
- Input Logic Level - High:
- 1.8V ~ 3.6V
- Max Propagation Delay @ V, Max CL:
- 4.9ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSOP
NL27WZ14DTT1G FAQ
1.How can I place an order for NL27WZ14DTT1G through Aetrix?
Please submit a Request for Quotation (RFQ) for NL27WZ14DTT1G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL27WZ14DTT1G reliable?
The price and inventory of NL27WZ14DTT1G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ14DTT1G is usually 5 days.
3.What payment methods are accepted for NL27WZ14DTT1G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ14DTT1G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL27WZ14DTT1G?
NL27WZ14DTT1G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL27WZ14DTT1G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL27WZ14DTT1G?
For technical support, including NL27WZ14DTT1G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ14DTT1G requirements.
6.How does Aetrix verify that NL27WZ14DTT1G is sourced from the original manufacturer or authorized distributors?
All NL27WZ14DTT1G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ14DTT1G meets industry standards.
7.What is the process for return or replacement of NL27WZ14DTT1G?
All NL27WZ14DTT1G units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ14DTT1G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL27WZ14DTT1G part is unused and in its original packaging.
Return procedure for NL27WZ14DTT1G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL27WZ14DTT1G Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

