Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Gates and Inverters

onsemi NL27WZ32US

Name: NL27WZ32US
Brand: onsemi
SKU: NL27WZ32US
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NL27WZ32US

Manufacturer:: onsemi

Category:: Gates and Inverters

Package:: 8-VFSOP (0.091", 2.30mm Width)

Datasheet:: NL27WZ32US.pdf

Description:: IC GATE OR 2CH 2-INP US8

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,806

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NL27WZ32US from onsemi is a dual 2-input OR gate logic IC operating from 1.65 V to 5.5 V, delivering 2.5 ns typical propagation delay at 5 V, ±24 mA drive capability at 3.0 V, and overvoltage-tolerant inputs/outputs up to 5.5 V - used in level-shifting and noise-immune digital control paths in automotive body electronics.

For engineers reviewing the NL27WZ32US datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage range compatibility (1.65–5.5 V), IOFF-enabled partial power-down protection, AEC-Q100 qualification for automotive use, and US8 package footprint constraints.

Technical Context

The NL27WZ32US implements two independent OR logic functions (Y1 = A1 + B1; Y2 = A2 + B2) with rail-to-rail input tolerance and active-drive outputs. It supports mixed-voltage interfacing via 5.5 V-tolerant inputs while powered from as low as 1.65 V, enabling interoperation between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains.

Its IOFF feature disables current flow when VCC = 0 V, preventing back-powering of powered-down subsystems - critical in modular automotive ECUs where subassemblies may be hot-swapped or selectively powered. The device uses CMOS technology with <100 FETs per gate and exhibits low dynamic power consumption (CPD = 9–11 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	1.65 V to 5.5 V - enables single-supply operation across 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters.
tPD (typ)	2.5 ns at VCC = 5 V, CL = 15 pF - supports >200 MHz toggle rates in high-speed control signal routing.
IOH/IOL	±24 mA at VCC = 3.0 V - drives standard TTL loads or multiple 74LVC inputs without buffering.
Input Tolerance	−0.5 V to +6.5 V - accepts 5 V signals even when powered from 1.65 V, simplifying mixed-voltage board design.
IOFF Support	Active at VCC = 0 V - blocks leakage current between unpowered and powered sections, meeting ISO 11898-2 bus isolation requirements.
Operating Temp	−55 °C to +125 °C - qualified for under-hood automotive applications per AEC-Q100 Grade 1.

Pinout & Package

Package: US8 (8-pin ultra-small surface-mount, case 493, 2.1 mm × 2.0 mm × 0.55 mm, lead pitch 0.5 mm, Pb-free, RoHS compliant).

Pin/Terminal	Circuit Role	Design Meaning
1	A1	First input of Gate 1 - accepts 5.5 V-tolerant logic signal regardless of VCC level.
2	B1	Second input of Gate 1 - electrically identical to A1; supports wired-OR expansion.
3	Y2	Output of Gate 2 - actively driven high/low; not open-drain; supports 24 mA sink/source.
4	GND	Digital ground reference - must be connected to system ground plane; IOFF protection requires GND continuity.
5	A2	First input of Gate 2 - independent of Gate 1; shares same electrical specs as A1/B1.
6	B2	Second input of Gate 2 - no internal connection to A1/B1; fully isolated dual-gate structure.
7	Y1	Output of Gate 1 - matches Y2 in drive strength, timing, and voltage tolerance.
8	VCC	Positive supply - powers both gates; IOFF activates only when VCC = 0 V, not during brown-out.

Key Features

Feature	Design Value
Rail-to-rail input tolerance	Inputs withstand −0.5 V to +6.5 V independent of VCC - eliminates external clamping diodes in 5 V ↔ 3.3 V interface circuits.
Partial power-down protection (IOFF)	Blocks bidirectional current flow when VCC = 0 V - prevents backfeeding into powered subsystems during ECU sleep mode.
Low propagation delay	2.5 ns typical at 5 V enables real-time response in safety-critical window comparator enable paths.
High output drive	±24 mA at 3.0 V allows direct driving of LED indicators or small MOSFET gates without external buffers.
AEC-Q100 qualified	Qualified to Grade 1 (−40 °C to +125 °C ambient) with PPAP documentation support - meets OEM requirements for body control modules.

Applications

Automotive Door Module Control	Industrial PLC Input Conditioning
Use Scenario: Detecting simultaneous activation of two door lock switches to trigger anti-pinch motor reversal. IC Role / Device Role / Timing Role: Dual OR gate combines redundant switch inputs with sub-3 ns latency to meet ASIL-B timing constraints. Use Value: Eliminates need for microcontroller GPIO polling; hardware-level response ensures <100 ns reaction time under fault conditions.	Use Scenario: Converting noisy 24 V DC sensor signals to clean 3.3 V logic levels for FPGA input capture. IC Role / Device Role / Timing Role: Level-shifting OR gate accepts 24 V-tolerant inputs (via external resistor divider) and delivers fast, low-jitter 3.3 V outputs. Use Value: Reduces BOM count by replacing discrete level shifter + Schmitt trigger combo with single US8 device.
Medical Infusion Pump Safety Interlock	Consumer Appliance Motor Enable Logic
Use Scenario: Validating dual independent hardware limit switches before enabling stepper motor driver. IC Role / Device Role / Timing Role: Hardware OR gate provides fail-safe "any switch open → disable" logic with guaranteed <5 ns delay variation across temperature. Use Value: Meets IEC 62304 Class C software independence requirements by implementing safety logic in analog/hardware domain.	Use Scenario: Enabling BLDC motor driver only when both start button and thermal cutoff are closed. IC Role / Device Role / Timing Role: Dual OR gate implements "OR-of-ANDs" logic (via external pull-ups) to detect valid enable condition with minimal propagation skew. Use Value: Achieves <2.5 ns inter-output skew between Y1/Y2 - prevents metastability in synchronous enable paths.

Automotive Door Module Control

Industrial PLC Input Conditioning

Use Scenario: Detecting simultaneous activation of two door lock switches to trigger anti-pinch motor reversal.

IC Role / Device Role / Timing Role: Dual OR gate combines redundant switch inputs with sub-3 ns latency to meet ASIL-B timing constraints.

Use Value: Eliminates need for microcontroller GPIO polling; hardware-level response ensures <100 ns reaction time under fault conditions.

Use Scenario: Converting noisy 24 V DC sensor signals to clean 3.3 V logic levels for FPGA input capture.

IC Role / Device Role / Timing Role: Level-shifting OR gate accepts 24 V-tolerant inputs (via external resistor divider) and delivers fast, low-jitter 3.3 V outputs.

Use Value: Reduces BOM count by replacing discrete level shifter + Schmitt trigger combo with single US8 device.

Medical Infusion Pump Safety Interlock

Consumer Appliance Motor Enable Logic

Use Scenario: Validating dual independent hardware limit switches before enabling stepper motor driver.

IC Role / Device Role / Timing Role: Hardware OR gate provides fail-safe "any switch open → disable" logic with guaranteed <5 ns delay variation across temperature.

Use Value: Meets IEC 62304 Class C software independence requirements by implementing safety logic in analog/hardware domain.

Use Scenario: Enabling BLDC motor driver only when both start button and thermal cutoff are closed.

IC Role / Device Role / Timing Role: Dual OR gate implements "OR-of-ANDs" logic (via external pull-ups) to detect valid enable condition with minimal propagation skew.

Use Value: Achieves <2.5 ns inter-output skew between Y1/Y2 - prevents metastability in synchronous enable paths.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual 2-input OR gate applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC2G32DBVR	Same US8 package, 1.65–5.5 V range, but tPD = 3.7 ns (typ) at 3.3 V; no IOFF support.	Lacks partial power-down protection - unsuitable for systems requiring hot-swap isolation or deep-sleep current control.	Select when IOFF is unnecessary and cost is prioritized over automotive qualification.
74AUP2G32GM,115	US8 package, lower ICC (0.9 μA max), but VCC range limited to 0.8–3.6 V; not AEC-Q100 qualified.	Cannot interface with 5 V signals or operate in under-hood temperature ranges; suited only for battery-powered portable devices.	Select for ultra-low static power in consumer wearables where 5 V tolerance and automotive temp range are irrelevant.

Compared with SN74LVC2G32DBVR and 74AUP2G32GM,115, the NL27WZ32US uniquely combines AEC-Q100 Grade 1 qualification, 5.5 V input tolerance, and IOFF - making it the only choice for automotive body controllers requiring robust mixed-voltage isolation and zero-power-state integrity.

Availability

NL27WZ32US is available at Aetrix Electronics and suitable for automotive body control modules, industrial PLC input stages, medical safety interlocks, and consumer appliance motor enable logic requiring stable component supply across extended temperature and long production lifecycles.

Supply support for NL27WZ32US includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, medical, and IoT applications.

The NL27WZ32US belongs to onsemi's WZ logic family - designed specifically for high-speed, low-voltage, mixed-signal interfacing in automotive and industrial environments where reliability across wide temperature and voltage ranges is mandatory.

FAQ

What is the maximum input voltage the NL27WZ32US can tolerate?

The NL27WZ32US supports DC input voltages from −0.5 V to +6.5 V, independent of VCC level. This means inputs remain safe and functional even when driven by 5 V signals while the device is powered from 1.65 V - a key enabler for mixed-voltage system design without external protection components. This rating is confirmed in the Maximum Ratings table on page 3 of the official datasheet.

Does the NL27WZ32US support partial power-down operation?

Yes, the NL27WZ32US features IOFF circuitry that actively disables current flow through inputs and outputs when VCC = 0 V. This prevents back-powering of powered-down subsystems - essential in automotive ECUs with modular power domains. The IOFF specification is verified in the DC Electrical Characteristics table (page 4), where IOFF is measured at ≤10 µA under power-off conditions.

Is the NL27WZ32US qualified for automotive applications?

Yes, the NL27WZ32US-Q* variant is AEC-Q100 qualified (Grade 1: −40 °C to +125 °C ambient) and PPAP capable. The "-Q" suffix explicitly denotes automotive-grade manufacturing controls, site-specific change management, and full qualification documentation - as stated in the Features section (page 1) and Ordering Information (page 6) of the datasheet.

What is the typical propagation delay of the NL27WZ32US at 3.3 V supply?

At VCC = 3.3 V and CL = 15 pF, the NL27WZ32US exhibits a typical propagation delay (tPLH/tPHL) of 2.6 ns, with a maximum of 4.3 ns across the full operating temperature range (−55 °C to +125 °C). These values are specified in the AC Electrical Characteristics table on page 4 and reflect worst-case performance under industrial and automotive thermal stress.

Which package does the NL27WZ32US use, and what are its dimensions?

The NL27WZ32US uses the US8 package (case 493), measuring 2.1 mm × 2.0 mm × 0.55 mm with 0.5 mm lead pitch. It is Pb-free, RoHS compliant, and rated MSL Level 1. Mechanical details, including pin 1 orientation and tape-and-reel packaging (3000 units per reel), are documented in the Mechanical Case Outline on page 7 of the datasheet.

NL27WZ32US Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: 27WZ

Package/Case:: 8-VFSOP (0.091", 2.30mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: OR Gate

Number of Circuits:: 2

Number of Inputs:: 2

Features:: -

Voltage - Supply:: 1.65V ~ 5.5V

Current - Quiescent (Max):: 1 µA

Current - Output High, Low:: 32mA, 32mA

Input Logic Level - Low:: -

Input Logic Level - High:: -

Max Propagation Delay @ V, Max CL:: 3.7ns @ 5V, 50pF

Operating Temperature:: -40°C ~ 85°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: US8

NL27WZ32US FAQ

1.How can I place an order for NL27WZ32US through Aetrix?

Please submit a Request for Quotation (RFQ) for NL27WZ32US on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NL27WZ32US reliable?

The price and inventory of NL27WZ32US are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZ32US is usually 5 days.

3.What payment methods are accepted for NL27WZ32US?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZ32US transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NL27WZ32US?

NL27WZ32US orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NL27WZ32US order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NL27WZ32US?

For technical support, including NL27WZ32US datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZ32US requirements.

6.How does Aetrix verify that NL27WZ32US is sourced from the original manufacturer or authorized distributors?

All NL27WZ32US products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZ32US meets industry standards.

7.What is the process for return or replacement of NL27WZ32US?

All NL27WZ32US units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZ32US, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NL27WZ32US part is unused and in its original packaging.

Return procedure for NL27WZ32US:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…