My Inquiry
My Account
onsemi NL27WZU04DFT2
- Part No.:
- NL27WZU04DFT2
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
NL27WZU04DFT2.pdf
- Description:
- IC INVERTER DUAL UNBUFF SOT363
- Quantity:
- Payment:
- Shipping:
Inventory:48,190
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL27WZU04DFT2 from onsemi is a dual unbuffered inverter IC operating from 1.65 V to 5.5 V, delivering ±24 mA output drive at 3.0 V, with input overvoltage tolerance up to 5.5 V and IOFF partial power-down protection. It serves as a high-speed logic-level translation and signal inversion element in compact automotive and industrial control modules.
For engineers reviewing the NL27WZU04DFT2 datasheet, pinout, applications, or equivalent options, key selection criteria include its AEC-Q100 qualification, SC-88 package footprint, sub-4 ns propagation delay at 5 V, and guaranteed operation across −55 °C to +125 °C.
Technical Context
The NL27WZU04DFT2 implements two independent unbuffered CMOS inverters in a single die, with no internal buffering-enabling minimal propagation delay and reduced capacitive loading. Its IOFF circuitry disables both inputs and outputs during power-down, preventing back-driving in partial-power-down systems.
It supports rail-to-rail input operation (VIN = 0 V to 5.5 V) independent of VCC, and maintains defined logic states under all supply conditions. The device uses <100 FETs per inverter, minimizing static current (ICC ≤ 10 µA typical) while sustaining 24 mA sink/source capability at 3.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 5.5 V - Enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters. |
| Propagation Delay (tPLH/tPHL) | 2.2 ns (typ) at VCC = 4.5–5.5 V, CL = 15 pF - Supports >200 MHz toggle rates in clean signal paths. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - Sufficient to drive multiple 74LVC inputs or small capacitive loads (<30 pF) without external buffers. |
| Input Overvoltage Tolerance | Up to 5.5 V regardless of VCC - Allows safe interfacing with higher-voltage signals (e.g., 5 V microcontroller GPIO) into lower-VCC domains. |
| IOFF Leakage Current | ≤10 µA at VIN = 5.5 V, VCC = 0 V - Prevents signal contention and power loss during system sleep or hot-swap events. |
| Operating Temperature | −55 °C to +125 °C - Qualified for under-hood automotive and extended industrial environments. |
| ESD Rating | HBM: 2000 V, CDM: 1000 V - Meets robustness requirements for automated assembly and field-replaceable modules. |
Pinout & Package
Package: SC-88 (Case 419B), 6-pin, 2.00 mm × 1.25 mm × 0.90 mm, 0.65 mm pitch, Pb-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A2 (Inverter 2 Input) | Active-high logic input; accepts 0–5.5 V regardless of VCC; enables mixed-voltage domain interfacing. |
| 2 | A1 (Inverter 1 Input) | Independent active-high logic input; electrically isolated from A2; supports dual-channel signal inversion. |
| 3 | GND | Ground reference for both inverters and internal biasing; must be low-impedance for noise immunity. |
| 4 | VCC | Positive supply rail; powers both inverters; decoupling capacitor (≥100 nF) required within 5 mm. |
| 5 | Y2 (Inverter 2 Output) | Inverted copy of A2; drives loads up to ±24 mA; exhibits rail-to-rail swing (VOL ≤ 0.42 V @ 24 mA, VOH ≥ VCC − 0.1 V). |
| 6 | Y1 (Inverter 1 Output) | Inverted copy of A1; identical electrical behavior to Y2; supports simultaneous dual-output timing-critical paths. |
Key Features
| Feature | Design Value |
|---|---|
| Unbuffered architecture | Eliminates internal staging, reducing propagation delay by ~30% vs buffered equivalents (e.g., NL27WZ04) and minimizing output capacitance (COUT = 4.0 pF). |
| IOFF partial power-down | Automatically disables input/output paths when VCC = 0 V, blocking current flow between powered and unpowered subsystems - critical for hot-plug and modular power sequencing. |
| Wide VCC and VIN range | Operates from 1.65 V to 5.5 V supply while accepting inputs up to 5.5 V - eliminates need for external clamping diodes or level translators in mixed-supply systems. |
| AEC-Q100 Grade 1 qualification | Validated for automotive applications requiring operation from −40 °C to +125 °C ambient (extended to −55 °C to +125 °C junction), including PPAP documentation support. |
| Ultra-small SC-88 footprint | 2.00 mm × 1.25 mm area - saves >60% board space vs SOIC-8; compatible with high-density routing and reflow soldering per J-STD-020. |
Applications
| Automotive Body Control Module | Industrial PLC I/O Expansion |
|---|---|
|
Use Scenario: Inverting enable signals for CAN transceiver standby mode and LED driver PWM polarity correction. IC Role / Device Role / Timing Role: Dual logic-level translator and signal polarity corrector; provides deterministic sub-3 ns edge alignment between paired control lines. Use Value: Eliminates discrete resistor-diode networks; reduces BOM count by 2 components per channel while maintaining AEC-Q100 compliance. |
Use Scenario: Converting open-collector sensor outputs to CMOS-compatible active-high logic for FPGA input banks. IC Role / Device Role / Timing Role: High-speed signal conditioner and voltage-domain adapter; interfaces 5 V sensors to 3.3 V FPGA I/O with no timing skew between channels. Use Value: Enables direct connection without pull-up resistors or level-shifter ICs; supports 100 kSPS sampling with full setup/hold margin. |
| Medical Infusion Pump Controller | Consumer IoT Sensor Hub |
|
Use Scenario: Inverting motor direction signals and fault feedback from analog comparators in safety-critical actuator circuits. IC Role / Device Role / Timing Role: Fail-safe logic inverter with IOFF isolation; ensures outputs float safely during MCU reset or brownout. Use Value: Prevents unintended motor activation during power transitions; meets IEC 62304 Class C software safety requirements via hardware-enforced state isolation. |
Use Scenario: Driving dual-color status LEDs and inverting interrupt signals from environmental sensors (e.g., humidity, motion). IC Role / Device Role / Timing Role: Low-power dual-output driver; delivers 24 mA per channel at 1.8 V supply while consuming <1 µA quiescent current. Use Value: Reduces system standby current by 40% vs discrete MOSFET solutions; fits within 2.5 mm² PCB area budget for wearable form factors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC2G04DBVR | Buffered architecture; 3.5 ns max tPD at 3.3 V; IOFF not supported; rated only to 125 °C ambient (not junction). | Lacks IOFF and AEC-Q100 qualification; suitable for commercial-grade consumer electronics but not automotive or extended-temp industrial use. | Select when cost is primary and partial power-down is unnecessary; verify thermal derating above 85 °C ambient. |
| MC74VHC1G04DTT1G | Single inverter (not dual); same SC-88 package; 3.0 ns max tPD at 5 V; IOFF supported; AEC-Q100 qualified but only Grade 2 (−40 °C to +105 °C). | Requires two devices for dual-channel function; increases layout area and assembly cost; limited temperature range excludes under-hood deployment. | Choose only if single-channel operation suffices and Grade 2 temp range meets system requirements. |
Compared with SN74LVC2G04DBVR and MC74VHC1G04DTT1G, the NL27WZU04DFT2 uniquely combines dual unbuffered inversion, IOFF, AEC-Q100 Grade 1 qualification, and guaranteed −55 °C to +125 °C junction operation - making it the sole option for space-constrained, safety-aware automotive and industrial control nodes requiring deterministic low-latency signal inversion.
Availability
NL27WZU04DFT2 is available at Aetrix Electronics and suitable for automotive body control units, industrial PLC I/O modules, medical infusion pump controllers, and consumer IoT sensor hubs requiring stable component supply across long production lifecycles.
Supply support for NL27WZU04DFT2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient electronics, with leadership in automotive, industrial, cloud, and IoT markets.
The NL27WZU04DFT2 belongs to onsemi's NL27WZ ultra-low-power logic family, designed specifically for space- and power-constrained automotive and industrial applications requiring high-speed, mixed-voltage interoperability and AEC-Q100 reliability.
FAQ
What is the maximum operating frequency supported by the NL27WZU04DFT2?
The NL27WZU04DFT2 does not specify a maximum clock frequency in its datasheet because it is a combinational logic device-not a clocked element. However, its typical propagation delay of 2.2 ns at 5 V (CL = 15 pF) supports reliable signal toggling up to approximately 200 MHz in well-terminated, low-capacitance paths. Actual usable frequency depends on load capacitance, trace impedance, and supply stability; for 50 pF loads, maximum toggle rate drops to ~100 MHz.
Does the NL27WZU04DFT2 support true 1.8 V logic operation?
Yes, the NL27WZU04DFT2 is fully specified down to 1.65 V VCC, including VIH/VIL thresholds, propagation delay, and output drive. At 1.8 V, it delivers ≥12 mA output drive and maintains tPD ≤ 5.5 ns (max) with CL = 15 pF. Input thresholds scale to 0.85 × VCC, ensuring robust noise margins in 1.8 V systems - confirmed across −55 °C to +125 °C.
Can the NL27WZU04DFT2 be used with 5 V inputs while powered from a 3.3 V supply?
Yes - the NL27WZU04DFT2 explicitly supports input overvoltage tolerance up to 5.5 V independent of VCC. When VCC = 3.3 V, inputs at 5 V are safely accepted without damage or logic corruption. This allows direct interfacing with legacy 5 V microcontrollers or sensors without external clamping or level-shifting circuitry.
Is the NL27WZU04DFT2 pin-compatible with other SC-88 dual inverters like the NL27WZ04?
No - the NL27WZU04DFT2 (unbuffered) and NL27WZ04 (buffered) share the same SC-88 package and pinout (A2, A1, GND, VCC, Y2, Y1), but differ electrically: the NL27WZU04DFT2 has no internal buffering, resulting in lower delay, higher input capacitance sensitivity, and different AC characteristics. Layout reuse is possible, but timing and noise analysis must be revalidated.
What is the thermal resistance (θJA) of the NL27WZU04DFT2 in SC-88 package?
The NL27WZU04DFT2 in SC-88 package has a thermal resistance θJA of 377 °C/W, measured per JESD51-7 on an FR4 board with minimum pad spacing and no airflow. This value assumes standard 2-ounce copper traces; actual board-level θJA will improve with enhanced thermal pads or internal ground planes. Maximum junction temperature remains +150 °C under recommended operating conditions.
NL27WZU04DFT2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 27WZ
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 2
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 16mA, 16mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 5.6ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88/SC70-6/SOT-363
NL27WZU04DFT2 FAQ
1.How can I place an order for NL27WZU04DFT2 through Aetrix?
Please submit a Request for Quotation (RFQ) for NL27WZU04DFT2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL27WZU04DFT2 reliable?
The price and inventory of NL27WZU04DFT2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL27WZU04DFT2 is usually 5 days.
3.What payment methods are accepted for NL27WZU04DFT2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL27WZU04DFT2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL27WZU04DFT2?
NL27WZU04DFT2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL27WZU04DFT2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL27WZU04DFT2?
For technical support, including NL27WZU04DFT2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL27WZU04DFT2 requirements.
6.How does Aetrix verify that NL27WZU04DFT2 is sourced from the original manufacturer or authorized distributors?
All NL27WZU04DFT2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL27WZU04DFT2 meets industry standards.
7.What is the process for return or replacement of NL27WZU04DFT2?
All NL27WZU04DFT2 units undergo pre-shipment inspection (PSI). If there is an issue with NL27WZU04DFT2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL27WZU04DFT2 part is unused and in its original packaging.
Return procedure for NL27WZU04DFT2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL27WZU04DFT2 Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
