onsemi NL37WZ04US
- Part No.:
- NL37WZ04US
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL37WZ04US.pdf
- Description:
- IC INVERTER TRIPLE TTL HS US8
- Quantity:
- Payment:

- Shipping:

Inventory:69,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL37WZ04US from onsemi is a triple CMOS inverter IC operating from 1.65 V to 5.5 V, delivering 2.3 ns typical propagation delay at 5 V, ±24 mA drive capability at 3.0 V, and overvoltage-tolerant I/O up to 5.5 V. It serves as a high-speed logic-level shifter and signal conditioning element in automotive body control modules requiring AEC-Q100 qualification.
For engineers reviewing the NL37WZ04US datasheet, pinout, applications, or equivalent options, key selection criteria include supply voltage flexibility (1.65–5.5 V), IOFF-enabled partial power-down protection, tri-state-compatible output behavior, and US8 package thermal performance (250 °C/W).
Technical Context
The NL37WZ04US implements three independent CMOS inverter stages in a single US8 package, each with rail-to-rail input thresholds defined by VCC-dependent VIH/VIL (e.g., 0.70×VCC min for VIH at VCC ≥ 2.3 V). Its IOFF circuitry disables I/O leakage paths when VCC = 0 V, enabling live insertion and hot-swap compatibility in multi-rail systems.
Propagation delay varies with supply voltage and load: 1.8–2.8 ns (typ) at 4.5–5.5 V with 15 pF load; 2.2–3.4 ns (typ) at 3.0–3.6 V. Output drive strength is specified across VCC range - VOL ≤ 0.28 V at IOL = 12 mA and VCC = 3.0 V, VOH ≥ 2.4 V at IOH = −12 mA and VCC = 3.0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports mixed-voltage interface between 1.8 V, 2.5 V, 3.3 V, and 5 V domains without level shifters |
| tPD (Typ) | 2.3 ns at VCC = 5 V, CL = 15 pF - enables sub-200 MHz clock/data path timing in compact logic functions |
| I/O Overvoltage | Up to 5.5 V - allows safe interfacing with higher-voltage peripherals even when VCC = 1.65 V |
| IOFF Support | Active at VCC = 0 V - prevents back-powering and signal contention during partial system shutdown |
| Output Drive | ±24 mA at VCC = 3.0 V - sufficient to directly drive LEDs, small MOSFET gates, or multiple 74-series inputs |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive environments per AEC-Q100 Grade 1 |
| Package | US8 (Case 493) - 2.1 mm × 2.0 mm × 0.55 mm surface-mount footprint with 0.5 mm pitch, optimized for space-constrained PCBs |
Pinout & Package
US8 package: 2.1 mm × 2.0 mm × 0.55 mm body, 0.5 mm lead pitch, exposed pad not present, moisture sensitivity level 1, RoHS-compliant Pb-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A1 | Inverter 1 input - accepts 1.65–5.5 V logic signals regardless of VCC value |
| 2 | Y3 | Inverter 3 output - active-low inversion of A3; supports bus hold and IOFF isolation |
| 3 | A2 | Inverter 2 input - electrically identical to A1 and A3; no internal coupling |
| 4 | GND | Ground reference - must be connected before VCC during power sequencing to avoid latchup |
| 5 | Y2 | Inverter 2 output - drives loads up to 24 mA sink/source at 3.0 V with <0.4 V VOL |
| 6 | A3 | Inverter 3 input - tolerant to 5.5 V inputs while VCC = 1.65 V, enabling level translation |
| 7 | Y1 | Inverter 1 output - matches Y2/Y3 electrical specs; all outputs share same DC/AC characteristics |
| 8 | VCC | Positive supply - powers all three inverters; IOFF activates when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input threshold tracking | VIH/VIL scale with VCC (e.g., 0.70×VCC min VIH), ensuring consistent noise margin across 1.65–5.5 V operation |
| IOFF partial power-down | Blocks >99% I/O leakage current when VCC = 0 V, preventing unintended biasing of downstream circuits |
| Overvoltage-tolerant I/O | Withstands 5.5 V on any input or output pin independent of VCC, eliminating need for external clamping diodes |
| Low dynamic power | CPD = 9–11 pF enables <1 mW no-load power at 10 MHz and 3.3 V, reducing thermal load in dense layouts |
| AEC-Q100 qualified | Qualified to Grade 1 (−40 °C to +125 °C ambient) with PPAP documentation support for automotive production |
Applications
| Automotive Body Control Unit | Industrial Sensor Interface |
|---|---|
Use Scenario: Signal inversion and voltage-level adaptation between 5 V sensors and 3.3 V microcontroller GPIOs in door module ECUs. IC Role / Device Role / Timing Role: Triple inverter providing isolated, low-skew polarity correction and overvoltage protection on LIN bus wake-up lines and LED driver enable paths. Use Value: Eliminates discrete resistor-diode level shifters; IOFF prevents sensor backfeed during MCU sleep mode. | Use Scenario: Conditioning analog comparator outputs and push-pull encoder signals in programmable logic controllers. IC Role / Device Role / Timing Role: High-speed logic buffer/inverter with precise 2.3 ns tPD to maintain timing integrity in 50 MHz digital feedback loops. Use Value: Delivers deterministic propagation delay across temperature and voltage, enabling reliable edge detection in motion control. |
| Medical Patient Monitor Front-End | Consumer IoT Button Debounce Circuit |
Use Scenario: Inverting and buffering ECG electrode switch control signals routed through isolated power domains. IC Role / Device Role / Timing Role: Level-shifting inverter enabling 1.8 V FPGA control of 5 V analog multiplexers while maintaining signal integrity. Use Value: 5.5 V I/O tolerance allows direct connection to HV analog switches without added protection components. | Use Scenario: Debouncing mechanical pushbuttons feeding 3.3 V microcontrollers in smart home hubs. IC Role / Device Role / Timing Role: Schmitt-trigger-free inverter used in RC-delayed feedback loop to generate clean, glitch-free reset pulses. Use Value: Low input capacitance (2.5 pF) minimizes RC time constant error; ±24 mA drive ensures fast capacitor discharge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC14DT | Schmitt-trigger inputs (hysteresis ~0.3 V), 2.5 ns tPD at 5 V, SOIC-14 package only | Requires external pull-ups for open-drain compatibility; unsuitable where linear threshold tracking is needed | Select when noise immunity on slow-rising signals is critical; avoid if VCC-scaling VIH/VIL is required |
| SN74LVC3G04DCU | Same US8 package, 2.5 ns tPD at 3.3 V, but only 1.65–5.5 V VCC and no AEC-Q100 qualification | Lacks IOFF and automotive qualification; lower drive (±24 mA only at VCC ≥ 4.5 V) | Select for cost-sensitive industrial designs without automotive compliance requirements |
Compared with MC74VHC14DT and SN74LVC3G04DCU, the NL37WZ04US uniquely combines AEC-Q100 qualification, IOFF-enabled partial power-down, and VCC-scaled input thresholds - making it the only choice for automotive body electronics requiring guaranteed operation across 1.65–5.5 V with zero-layout changes during domain power sequencing.
Availability
NL37WZ04US is available at Aetrix Electronics and suitable for automotive body control units, industrial PLC I/O modules, medical patient monitor front-ends, and consumer IoT button debounce circuits requiring stable component supply and long-term lifecycle support.
Supply support for NL37WZ04US includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient electronics for automotive, industrial, cloud, medical, and IoT applications.
The NL37WZ04US belongs to onsemi's high-speed logic family designed specifically for automotive-grade signal conditioning and voltage-domain bridging in space-constrained, thermally demanding environments.
FAQ
What is the maximum operating temperature for the NL37WZ04US?
The NL37WZ04US is rated for operation from −55 °C to +125 °C ambient temperature and is AEC-Q100 qualified for automotive Grade 1 applications. Its junction temperature limit is +150 °C, and thermal resistance (θJA) is 250 °C/W in the US8 package on standard FR4 PCB layout - confirming suitability for under-hood deployment where sustained 105 °C ambient is common. The NL37WZ04US maintains full DC/AC specifications across this full range.
Does the NL37WZ04US support partial power-down mode?
Yes, the NL37WZ04US supports partial power-down via its IOFF feature: when VCC = 0 V, input and output leakage currents are limited to ≤10 µA, effectively isolating the device from live signal lines. This prevents back-driving of powered domains and enables hot-swap capability in modular systems. The NL37WZ04US implements this at the transistor level - no external control signals or enable pins are required.
Can the NL37WZ04US safely interface a 5 V sensor with a 1.8 V microcontroller?
Yes, the NL37WZ04US can safely interface a 5 V sensor with a 1.8 V microcontroller: its inputs tolerate up to 5.5 V regardless of VCC, and its outputs swing rail-to-rail (0 V to VCC), so with VCC = 1.8 V, Y1/Y2/Y3 deliver true 1.8 V logic levels. Input thresholds scale with VCC (VIH ≥ 0.65×VCC), ensuring robust noise margin. The NL37WZ04US thus acts as a bidirectional level translator without external components.
What is the propagation delay variation of the NL37WZ04US across supply voltage?
The NL37WZ04US propagation delay varies predictably with VCC: 4.4–9.5 ns (max) at 1.65–1.95 V, 5.0–6.1 ns (max) at 2.3–2.7 V, 2.2–3.8 ns (max) at 3.0–3.6 V, and 1.8–3.1 ns (max) at 4.5–5.5 V, all measured at CL = 15 pF. This monotonic reduction confirms stable high-speed operation across its full 1.65–5.5 V range - a key differentiator versus fixed-VCC logic families. The NL37WZ04US delivers consistent timing margins in multi-rail systems.
Is the NL37WZ04US pin-compatible with other triple inverter packages?
No, the NL37WZ04US in US8 package is not pin-compatible with industry-standard SOIC-14 or TSSOP-14 triple inverters like the 74HC04 or 74LVC04. Its US8 pinout (A1-Y3-A2-GND-Y2-A3-Y1-VCC) is unique to onsemi's ultra-small logic portfolio. However, the NL37WZ04US provides functional equivalence - three independent inverters - and its compact 2.1 mm × 2.0 mm footprint enables board area savings versus larger packages. The NL37WZ04US requires dedicated layout but offers superior density and thermal performance.
NL37WZ04US Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 37WZ
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 3
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3.6ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL37WZ04US FAQ
1.How can I place an order for NL37WZ04US through Aetrix?
Please submit a Request for Quotation (RFQ) for NL37WZ04US on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL37WZ04US reliable?
The price and inventory of NL37WZ04US are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL37WZ04US is usually 5 days.
3.What payment methods are accepted for NL37WZ04US?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL37WZ04US transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL37WZ04US?
NL37WZ04US orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL37WZ04US order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL37WZ04US?
For technical support, including NL37WZ04US datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL37WZ04US requirements.
6.How does Aetrix verify that NL37WZ04US is sourced from the original manufacturer or authorized distributors?
All NL37WZ04US products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL37WZ04US meets industry standards.
7.What is the process for return or replacement of NL37WZ04US?
All NL37WZ04US units undergo pre-shipment inspection (PSI). If there is an issue with NL37WZ04US, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL37WZ04US part is unused and in its original packaging.
Return procedure for NL37WZ04US:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL37WZ04US Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

