My Inquiry
My Account
onsemi NL37WZ04USG
- Part No.:
- NL37WZ04USG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL37WZ04USG.pdf
- Description:
- IC INVERTER 3CH 1-INP US8
- Quantity:
- Payment:
- Shipping:
Inventory:1,163
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL37WZ04USG from onsemi is a triple CMOS inverter IC operating from 1.65 V to 5.5 V, delivering 2.3 ns typical propagation delay at 5 V, ±24 mA output drive at 3.0 V, and overvoltage-tolerant I/O up to 5.5 V. It serves as a high-speed logic-level shifter and signal conditioning buffer in automotive body control modules.
For engineers reviewing the NL37WZ04USG datasheet, pinout, applications, or equivalent options, key selection criteria include its AEC-Q100 qualification, IOFF partial power-down capability, US8 package footprint, and guaranteed operation across −55 °C to +125 °C.
Technical Context
The NL37WZ04USG implements three independent CMOS inverter stages in a single US8 package, each with rail-to-rail input voltage tolerance and symmetrical push-pull output structure. Its IOFF feature disables current flow when VCC = 0 V, enabling live insertion and hot-swap compatibility in multi-rail systems.
Propagation delay varies with supply voltage and load: 1.8–2.8 ns (typ) at 4.5–5.5 V with 15 pF load, and 2.2–3.4 ns (typ) at 3.0–3.6 V under same conditions. Input thresholds scale with VCC (VIH = 0.70×VCC min above 2.3 V), ensuring robust noise immunity across voltage domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - supports direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic families without level shifters |
| tPD (Typ) | 2.3 ns at VCC = 5 V, CL = 15 pF - enables >300 MHz toggle rates in clean signal paths |
| IOH/IOL | ±24 mA at VCC = 3.0 V - drives multiple 74LVC inputs or small capacitive loads (≤30 pF) without buffering |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents back-driving and bus contention during partial power-down |
| Operating Temp | −55 °C to +125 °C - qualified for under-hood automotive environments per AEC-Q100 Grade 1 |
| ESD Rating | HBM 2000 V, CDM 1000 V - meets IEC 61000-4-2 system-level ESD robustness requirements |
| Input Tolerance | −0.5 V to +6.5 V - allows safe connection to 5 V signals even when powered from 1.8 V |
Pinout & Package
Package: US8 (Case 493), 8-pin ultra-small surface-mount package with 0.5 mm pitch, 2.1 mm × 2.0 mm footprint, and exposed pad for thermal enhancement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A1 | Inverting input of first gate - accepts standard CMOS logic levels regardless of VCC |
| 2 | Y3 | Inverted output of third gate - drives downstream logic or passive loads with 24 mA sink/source |
| 3 | A2 | Inverting input of second gate - electrically isolated from A1/A3; no internal crosstalk |
| 4 | GND | Digital ground reference - must be low-inductance connection to minimize switching noise |
| 5 | Y2 | Inverted output of second gate - shares same electrical characteristics as Y1/Y3 |
| 6 | A3 | Inverting input of third gate - supports mixed-voltage domain interfacing via overvoltage tolerance |
| 7 | Y1 | Inverted output of first gate - pin 7 is output-only; not bidirectional |
| 8 | VCC | Positive supply - powers all three inverters; IOFF active when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| Triple independent inverters | Three functionally isolated gates in one US8 package reduce board area by 60% vs. discrete solutions |
| IOFF partial power-down | Blocks current flow between powered and unpowered sections, enabling hot-plug and power-gating architectures |
| Voltage-scalable input thresholds | VIH/VIL track VCC (0.70×VCC / 0.30×VCC), ensuring reliable switching across 1.65–5.5 V supply range |
| Overvoltage-tolerant I/O | Withstands 5.5 V inputs while powered from 1.8 V - eliminates need for external clamping diodes |
| AEC-Q100 qualified | Qualified to Grade 1 (−40 °C to +125 °C ambient) with PPAP documentation support for automotive OEMs |
Applications
| Automotive Body Control Unit | Industrial PLC I/O Module |
|---|---|
Use Scenario: Signal inversion and level translation between microcontroller GPIOs and 5 V sensor interfaces in door module ECUs. IC Role / Device Role / Timing Role: Logic-level translator and noise-immune signal conditioner for wake-up lines and switch debouncing circuits. Use Value: Eliminates external resistors and diodes; IOFF prevents backfeed into MCU during sleep mode. | Use Scenario: Driving optocoupler inputs and LED status indicators from 3.3 V FPGA I/O banks in modular I/O cards. IC Role / Device Role / Timing Role: High-drive inverter buffer with fast edge rates for reliable optical isolation triggering. Use Value: 24 mA sink capability ensures full LED brightness and fast optocoupler turn-on without external transistors. |
| Medical Patient Monitor Front-End | Consumer Smart Home Hub |
Use Scenario: Inverting reset signals and interrupt lines between low-power ARM Cortex-M0+ and legacy 5 V peripheral ICs. IC Role / Device Role / Timing Role: Bidirectional voltage-domain bridge with guaranteed timing margins under worst-case temperature and voltage. Use Value: 2.3 ns tPD at 5 V ensures sub-10 ns timing budget compliance for critical reset propagation paths. | Use Scenario: Buffering button press signals and LED feedback paths in battery-powered Wi-Fi hubs with mixed 1.8 V/3.3 V subsystems. IC Role / Device Role / Timing Role: Low-quiescent-current inverter for always-on sensing nodes with zero static power draw in deep sleep. Use Value: ICC ≤ 10 µA at VCC = 5.5 V extends battery life in coin-cell-powered accessories. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MC74VHC14DT | Schmitt-trigger inputs; higher VCC max (7 V); 5.5 ns tPD at 5 V; SOIC-14 package only | Requires external hysteresis for noisy environments; larger footprint; no IOFF | Select when input signal integrity is compromised by EMI or long traces |
| SN74LVC1G04DBVR | Single inverter; SOT-23-5 package; 3.7 ns tPD at 3.3 V; no IOFF; −40 °C to +125 °C | Requires three devices and extra PCB area; lacks overvoltage tolerance beyond VCC + 0.5 V | Select for space-constrained designs where only one inverter is needed per location |
Compared with MC74VHC14DT and SN74LVC1G04DBVR, the NL37WZ04USG uniquely combines triple functionality, IOFF, 5.5 V I/O tolerance, and US8 footprint-enabling compact, hot-swap-capable designs in automotive and industrial control where supply sequencing and mixed-voltage interoperability are critical.
Availability
NL37WZ04USG is available at Aetrix Electronics and suitable for automotive body electronics, industrial programmable logic controllers, and medical diagnostic equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for NL37WZ04USG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, and IoT applications.
The NL37WZ04USG belongs to onsemi's high-speed logic family designed specifically for AEC-Q100-compliant automotive subsystems and ruggedized industrial controls requiring wide-VCC operation and robust signal integrity.
FAQ
What is the maximum operating temperature range for the NL37WZ04USG?
The NL37WZ04USG is rated for operation from −55 °C to +125 °C junction temperature and is AEC-Q100 qualified for automotive Grade 1 applications. This rating is confirmed in the Recommended Operating Conditions table on page 3 of the official datasheet, with derating applied above 85 °C ambient depending on package thermal resistance (JA = 250 °C/W for US8).
Does the NL37WZ04USG support partial power-down functionality?
Yes, the NL37WZ04USG supports partial power-down via its IOFF feature. When VCC = 0 V, input and output leakage is limited to ≤10 µA (max), preventing current backflow between powered and unpowered sections. This behavior is explicitly specified in the DC Electrical Characteristics table under "IOFF Power Off Leakage Current" on page 4 of the datasheet.
What is the typical propagation delay of the NL37WZ04USG at 3.3 V supply?
The NL37WZ04USG exhibits a typical propagation delay of 2.2 ns (tPLH/tPHL) at VCC = 3.3 V with CL = 15 pF, as listed in the AC Electrical Characteristics table on page 4. This value falls within the 3.0–3.6 V VCC range row and reflects performance under standard test conditions using a 1 MΩ load and open R1 configuration.
Is the NL37WZ04USG pin-compatible with other triple inverter packages like SOIC-14?
No, the NL37WZ04USG is not pin-compatible with SOIC-14 triple inverters such as the MC74VHC14DT. It uses the US8 (8-pin) package with a unique pinout: A1-Y3-A2-GND-Y2-A3-Y1-VCC. SOIC-14 devices have different pin counts, spacing, and signal assignments, requiring PCB redesign for substitution.
What does the "−Q" suffix in NL37WZ04USG−Q* indicate?
The "−Q" suffix in NL37WZ04USG−Q* denotes an automotive-grade variant meeting AEC-Q100 qualification and PPAP capability, with unique site and process control requirements. Per the datasheet's ordering information section (page 6), this suffix applies to parts manufactured at specific onsemi facilities under enhanced quality controls for automotive OEM use.
NL37WZ04USG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 37WZ
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- Inverter
- Number of Circuits:
- 3
- Number of Inputs:
- 1
- Features:
- -
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- 32mA, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3.6ns @ 5V, 50pF
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL37WZ04USG FAQ
1.How can I place an order for NL37WZ04USG through Aetrix?
Please submit a Request for Quotation (RFQ) for NL37WZ04USG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL37WZ04USG reliable?
The price and inventory of NL37WZ04USG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL37WZ04USG is usually 5 days.
3.What payment methods are accepted for NL37WZ04USG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL37WZ04USG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL37WZ04USG?
NL37WZ04USG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL37WZ04USG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL37WZ04USG?
For technical support, including NL37WZ04USG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL37WZ04USG requirements.
6.How does Aetrix verify that NL37WZ04USG is sourced from the original manufacturer or authorized distributors?
All NL37WZ04USG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL37WZ04USG meets industry standards.
7.What is the process for return or replacement of NL37WZ04USG?
All NL37WZ04USG units undergo pre-shipment inspection (PSI). If there is an issue with NL37WZ04USG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL37WZ04USG part is unused and in its original packaging.
Return procedure for NL37WZ04USG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL37WZ04USG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
