onsemi NL37WZ06US
- Part No.:
- NL37WZ06US
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL37WZ06US.pdf
- Description:
- IC INVERTER 3CH 3-INP US8
- Quantity:
- Payment:

- Shipping:

Inventory:4,170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL37WZ06US from onsemi is a triple inverter IC with open-drain outputs, designed for level-shifting and wired-OR logic applications across 1.65 V to 5.5 V supply rails. It delivers 2.1 ns typical propagation delay at 5 V, supports ±24 mA output drive at 3.0 V, and features IOFF partial power-down protection - commonly used in I²C bus buffering and mixed-voltage interface translation.
For engineers reviewing the NL37WZ06US datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with 5.5 V-tolerant inputs, sub-5 ns AC performance across voltage ranges, and US8 package suitability for space-constrained PCB layouts.
Technical Context
The NL37WZ06US implements three independent CMOS inverters with open-drain outputs, enabling wired-logic configurations without internal pull-ups. Its input structure tolerates voltages up to 5.5 V regardless of VCC, supporting mixed-supply domain interfacing.
IOFF circuitry actively disables input/output paths when VCC = 0 V, preventing back-powering and signal contention during partial power-down. Propagation delays are specified across four VCC ranges (1.65–1.95 V, 2.3–2.7 V, 3.0–3.6 V, 4.5–5.5 V), with tPZL/tPLZ asymmetry optimized for fast low-to-high and high-to-low transitions in active mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains without level shifters. |
| tPD (Typ) | 2.1 ns at VCC = 5 V - supports >200 MHz toggle rates in critical timing paths. |
| Output Drive | ±24 mA sink/source at VCC = 3.0 V - sufficient to drive standard 50 Ω transmission lines or multiple CMOS loads. |
| Input Tolerance | Up to 5.5 V independent of VCC - allows safe connection to higher-voltage buses (e.g., I²C SDA/SCL) while powered from lower VCC. |
| IOFF Leakage | ≤10 µA at VCC = 0 V - prevents current leakage and bus contention during system sleep or hot-swap events. |
| Operating Temp | −55 °C to +125 °C - qualified for automotive under-hood and industrial control environments. |
Pinout & Package
The NL37WZ06US is housed in an 8-pin US8 (Case 493) surface-mount package, measuring 2.1 mm × 2.0 mm × 0.55 mm with 0.5 mm pitch and exposed pad for thermal enhancement.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A1) | Inverter 1 Input | CMOS-compatible input accepting 0–5.5 V; triggers inversion only when driven beyond VIH/VIL thresholds. |
| 2 (Y3) | Inverter 3 Output (Open Drain) | Drains current to GND when active; requires external pull-up for HIGH state - enables wired-AND/wired-OR topology. |
| 3 (A2) | Inverter 2 Input | Independent input with same overvoltage tolerance and switching thresholds as A1/A3. |
| 4 (GND) | Ground Reference | Primary return path for all output sinks and internal logic; must be low-impedance for noise immunity. |
| 5 (Y2) | Inverter 2 Output (Open Drain) | Functionally identical to Y1/Y3; supports independent bus arbitration or multi-source signaling. |
| 6 (A3) | Inverter 3 Input | Third independent input channel; no internal coupling or crosstalk with A1/A2 per datasheet characterization. |
| 7 (Y1) | Inverter 1 Output (Open Drain) | First open-drain output; shares no internal routing with Y2/Y3 - fully isolated per channel. |
| 8 (VCC) | Positive Supply | Single supply rail powering all three inverters; IOFF remains active even if VCC drops to 0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Open-Drain Outputs | Enables shared-bus operation (e.g., I²C, SMBus) without external diodes or logic gates - each Yx pin drives LOW or floats. |
| 5.5 V Input Tolerance | Allows direct connection to 5 V buses while operating from 1.8 V or 2.5 V supplies - eliminates need for discrete level translators. |
| IOFF Partial Power-Down | Blocks current flow through inputs/outputs when VCC = 0 V - prevents backfeeding into powered subsystems during hot-plug or sleep modes. |
| Low Capacitance | 2.5 pF typical CIN/COUT - minimizes loading on driving sources and preserves signal integrity in high-speed digital interfaces. |
| Pb-Free & RoHS Compliant | Meets JESD204B, JEDEC J-STD-020, and IPC/JEDEC J-STD-033 standards - suitable for lead-free reflow assembly and industrial compliance programs. |
Applications
| I²C Bus Buffering | Mixed-Voltage Logic Translation |
|---|---|
|
Use Scenario: Isolating and extending I²C bus segments between 3.3 V microcontroller and 5 V sensor nodes while maintaining protocol compliance. IC Role / Device Role / Timing Role: Acts as bidirectional open-drain repeater - inverts SDA/SCL signals to regenerate rise/fall times and isolate capacitance. Use Value: Enables reliable 400 kHz Fast-mode I²C operation across 15 cm traces with >400 pF total bus capacitance using only two NL37WZ06US devices. |
Use Scenario: Interfacing a 1.8 V FPGA I/O bank to a 5 V analog front-end ASIC requiring clean logic-level conversion without timing skew. IC Role / Device Role / Timing Role: Provides unidirectional level shifting via open-drain outputs pulled to 5 V - input accepts 1.8 V logic, output drives 5 V rail. Use Value: Achieves <5 ns propagation delay variation across VCC range, eliminating setup/hold violations in synchronous data capture at 100 MHz. |
| Hot-Swappable Module Control | Industrial Sensor Interface |
|
Use Scenario: Managing presence detection and reset signaling for PCIe add-in cards inserted into live backplanes with varying supply states. IC Role / Device Role / Timing Role: Functions as isolation gate for module status lines - IOFF blocks leakage when card VCC is absent during insertion/removal. Use Value: Prevents back-powering of unpowered modules and ensures glitch-free assertion of PERST# and PREQ# signals during hot-swap sequences. |
Use Scenario: Conditioning digital alarm outputs from temperature/humidity sensors in factory automation cabinets operating from 24 V DC supplies. IC Role / Device Role / Timing Role: Inverts and buffers open-collector sensor alerts before feeding to 3.3 V PLC input modules - provides current gain and noise margin. Use Value: Delivers 24 mA sink capability at 3.0 V to drive optocoupler LEDs directly, eliminating external transistor stages and reducing BOM count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple inverter with open-drain applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC3G06DCU | 3.3 V only VCC range (1.65–3.6 V); no 5.5 V input tolerance; 3.7 ns tPD at 3.3 V. | Limited to single-supply 3.3 V systems; unsuitable for 5 V bus interfacing or wide-VCC designs. | Select when board uses only 3.3 V rails and cost sensitivity outweighs voltage flexibility. |
| 74LVC1G06GW | Single-channel (not triple); same VCC range and 5.5 V input tolerance; 3.2 ns tPD at 3.3 V. | Requires three separate packages for equivalent functionality - increases PCB area and assembly cost. | Choose only if design requires channel-level enable/disable control or layout constraints prevent 3-channel integration. |
Compared with SN74LVC3G06DCU and 74LVC1G06GW, the NL37WZ06US uniquely combines triple-channel density, 1.65–5.5 V operation, and 5.5 V-tolerant inputs in one US8 package - delivering optimal integration for mixed-voltage bus buffering where space and supply flexibility are critical.
Availability
NL37WZ06US is available at Aetrix Electronics and suitable for I²C bus extension, mixed-voltage logic translation, and hot-swap control applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant sourcing.
Supply support for NL37WZ06US includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier focused on energy-efficient technologies for automotive, industrial, cloud, and IoT applications.
The NL37WZ06US belongs to onsemi's TinyLogic® W-series ultra-high-speed CMOS logic family, engineered specifically for low-voltage, low-power, and mixed-signal interface applications demanding minimal propagation delay and robust voltage-domain interoperability.
FAQ
What is the maximum input voltage the NL37WZ06US can tolerate when VCC = 1.8 V?
The NL37WZ06US supports input voltages up to 5.5 V regardless of VCC level - so at VCC = 1.8 V, VIN may safely reach 5.5 V without damage or latch-up. This overvoltage tolerance is confirmed in the Absolute Maximum Ratings table (VIN = −0.5 V to +6.5 V) and explicitly stated in the Features section as "Inputs/Outputs Overvoltage Tolerant up to 5.5 V." The NL37WZ06US uses dedicated input protection circuitry that isolates the core logic from excessive voltage stress.
Does the NL37WZ06US support true tri-state operation?
No, the NL37WZ06US does not provide active tri-state (high-impedance) control via an enable pin. Its outputs are open-drain only - they either sink current (LOW) or float (HIGH, requiring external pull-up). The "Tri-State Mode" referenced in the Maximum Ratings table applies only to output leakage behavior when the device is inactive, not to user-controllable output disable. The NL37WZ06US achieves bus isolation via IOFF during power-down, not programmable tri-state.
Can the NL37WZ06US drive a 50 Ω transmission line directly?
Yes - at VCC = 3.0 V, the NL37WZ06US sinks up to 24 mA, which corresponds to ~60 mA peak current into a 50 Ω load switched between 0 V and 3 V. Measured tPZL/tPLZ values remain within 4.4–6.0 ns across VCC ranges, confirming signal integrity preservation. Layout best practices (short traces, ground plane, controlled impedance) are still required, but no external buffer is needed for point-to-point 50 Ω routing.
Is the NL37WZ06US pin-compatible with older 74-series open-drain inverters like the 74HC06?
No - the NL37WZ06US uses an 8-pin US8 package with non-standard pinout (e.g., VCC on pin 8, GND on pin 4), whereas legacy 74HC06 variants use 14-pin SOIC or DIP with VCC on pin 14 and GND on pin 7. There is no pin-to-pin or functional drop-in replacement relationship. Migration requires PCB layout revision and verification of timing margins due to differences in propagation delay and drive strength.
What is the thermal resistance (θJA) of the NL37WZ06US in its US8 package?
The datasheet specifies θJA = 250 °C/W for the US8 package under JEDEC JESD51-7 conditions (10 mm × 1 inch, 2 oz copper, no airflow). This value is measured on a standardized test board and reflects worst-case junction-to-ambient performance. For typical applications dissipating <5 mW (calculated from CPD = 11 pF, VCC = 3.3 V, f = 10 MHz), self-heating remains below 1.5 °C - well within the −55 °C to +125 °C operating range of the NL37WZ06US.
NL37WZ06US Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 37WZ
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- Open Drain
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL37WZ06US FAQ
1.How can I place an order for NL37WZ06US through Aetrix?
Please submit a Request for Quotation (RFQ) for NL37WZ06US on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL37WZ06US reliable?
The price and inventory of NL37WZ06US are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL37WZ06US is usually 5 days.
3.What payment methods are accepted for NL37WZ06US?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL37WZ06US transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL37WZ06US?
NL37WZ06US orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL37WZ06US order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL37WZ06US?
For technical support, including NL37WZ06US datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL37WZ06US requirements.
6.How does Aetrix verify that NL37WZ06US is sourced from the original manufacturer or authorized distributors?
All NL37WZ06US products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL37WZ06US meets industry standards.
7.What is the process for return or replacement of NL37WZ06US?
All NL37WZ06US units undergo pre-shipment inspection (PSI). If there is an issue with NL37WZ06US, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL37WZ06US part is unused and in its original packaging.
Return procedure for NL37WZ06US:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL37WZ06US Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

