onsemi NL37WZ06USG
- Part No.:
- NL37WZ06USG
- Manufacturer:
- onsemi
- Category:
- Gates and Inverters
- Package:
- 8-VFSOP (0.091", 2.30mm Width)
- Datasheet:
-
NL37WZ06USG.pdf
- Description:
- IC INVERTER 3CH 3-INP US8
- Quantity:
- Payment:

- Shipping:

Inventory:1,866
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NL37WZ06USG from onsemi is a triple inverter IC with open-drain outputs, designed for level-shifting and wired-OR logic applications across 1.65 V to 5.5 V supply rails. It delivers 2.1 ns typical propagation delay at 5 V, supports ±24 mA output drive at 3.0 V, and features IOFF partial power-down protection. It is commonly used in I²C bus buffering and mixed-voltage interface translation.
For engineers reviewing the NL37WZ06USG datasheet, pinout, applications, or equivalent options, key selection criteria include open-drain compatibility with 5.5 V-tolerant inputs, sub-5 ns AC performance across voltage scaling, and US8 package thermal resistance (250 °C/W) for compact board layouts.
Technical Context
The NL37WZ06USG implements three independent CMOS inverters with open-drain outputs, enabling bidirectional signal translation without internal pull-ups. Its IOFF circuitry isolates inputs/outputs when VCC = 0 V, preventing back-powering in partial power-down systems.
All inputs tolerate up to 5.5 V regardless of VCC level (1.65–5.5 V), and output leakage remains ≤±0.5 µA in 3-state mode. Propagation delays scale predictably with supply voltage: 4.4 ns max at 5.5 V, 6.0 ns max at 1.95 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65 V to 5.5 V - Enables direct interfacing between 1.8 V, 2.5 V, 3.3 V, and 5 V logic domains. |
| tPD (Typ) | 2.1 ns at VCC = 5 V - Supports >200 MHz toggle rates in low-load wired-OR configurations. |
| IOUT Sink | 24 mA at VCC = 3.0 V - Drives standard I²C bus capacitance (400 pF) with margin under worst-case rise time specs. |
| Input Tolerance | Up to 5.5 V - Allows connection to higher-voltage controllers without external clamping diodes. |
| IOFF Protection | Active at VCC = 0 V - Prevents current flow from powered I/O pins into unpowered system sections. |
| Package | US8 (Case 493) - 2.1 mm × 2.0 mm footprint with 0.5 mm pitch, suitable for space-constrained PCBs. |
Pinout & Package
Supplied in the US8 surface-mount package (Case 493), an 8-pin, 2.1 mm × 2.0 mm body with 0.5 mm lead pitch and exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | A1 | Inverter 1 input - Accepts 0–5.5 V logic signals independent of VCC level. |
| 2 | Y3 | Inverter 3 output - Open-drain output requiring external pull-up for high state. |
| 3 | A2 | Inverter 2 input - Electrically isolated from other inputs; no internal crosstalk. |
| 4 | GND | Ground reference - Must be connected to system ground plane for stable noise margin. |
| 5 | Y2 | Inverter 2 output - Compatible with I²C SDA/SCL, SMBus, and GPIO-wired logic. |
| 6 | A3 | Inverter 3 input - Supports asynchronous enable/disable control in level-shifted paths. |
| 7 | Y1 | Inverter 1 output - Used for active-low reset inversion or interrupt signal conditioning. |
| 8 | VCC | Positive supply - Powers internal logic; IOFF activates when disconnected or at 0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Open-drain outputs | Enable wired-OR bus topologies and I²C/SMBus compliance without external FETs. |
| 5.5 V input tolerance | Eliminates need for voltage translators when interfacing with legacy 5 V peripherals. |
| IOFF partial power-down | Prevents back-current injection during hot-swap or sleep-mode sequencing in multi-rail systems. |
| Low input capacitance (2.5 pF) | Minimizes loading on driving sources, preserving signal integrity in high-speed fan-out paths. |
Applications
| I²C Bus Level Translation | GPIO Signal Conditioning |
|---|---|
Use Scenario: Translating 3.3 V microcontroller I²C signals to a 5 V sensor subsystem while maintaining bus arbitration. IC Role / Device Role / Timing Role: Inverter-based level shifter with open-drain outputs emulating standard I²C driver behavior. Use Value: Eliminates discrete MOSFET translators; preserves timing margins with <4.8 ns max tPD at 5 V. | Use Scenario: Inverting and buffering active-low interrupt lines from multiple peripherals to a shared MCU input. IC Role / Device Role / Timing Role: Triple inverter providing galvanically isolated signal polarity correction and drive strength boost. Use Value: Delivers 24 mA sink capability per channel, ensuring reliable triggering even with long PCB traces. |
| Mixed-Voltage System Enable Control | Hot-Swappable Module Interface |
Use Scenario: Generating synchronized enable signals for 1.8 V, 3.3 V, and 5 V power rails from a single 3.3 V controller. IC Role / Device Role / Timing Role: Voltage-level agnostic inverter translating control logic across non-matching supply domains. Use Value: Input overvoltage tolerance allows direct connection to 5 V enable lines without resistive dividers. | Use Scenario: Isolating control signals between a mainboard and hot-pluggable daughter card with independent power sequencing. IC Role / Device Role / Timing Role: IOFF-enabled inverter preventing back-powering of unpowered card sections during insertion/removal. Use Value: IOFF leakage limited to 10 µA ensures safe hot-swap operation without system-level latchup risk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple inverter with open-drain applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC3GU04DCTR | Push-pull outputs (not open-drain); 3.3 V only VCC range (1.65–5.5 V not supported at full spec) | Requires external pull-ups for wired-OR; unsuitable for I²C without added components | Select only if push-pull drive and fixed 3.3 V operation are acceptable |
| MC74VHC1GT04DTT1G | Single inverter (not triple); same US8 package and 1.65–5.5 V range; no IOFF feature | Requires three devices for equivalent channel count; lacks power-down isolation | Choose when board space permits replication and IOFF is not required |
Compared with SN74LVC3GU04DCTR and MC74VHC1GT04DTT1G, the NL37WZ06USG uniquely combines triple-channel open-drain outputs, 5.5 V input tolerance, and IOFF in a single US8 package-enabling compact, robust level translation without design compromises.
Availability
NL37WZ06USG is available at Aetrix Electronics and suitable for I²C bus translation, GPIO signal conditioning, and mixed-voltage enable control requiring stable component supply across automotive, industrial, and embedded computing programs.
Supply support for NL37WZ06USG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (Semiconductor Components Industries, LLC) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NL37WZ06USG belongs to onsemi's TinyLogic® W-series ultra-high-speed logic family, engineered for low-voltage, low-power, and mixed-signal interface applications where timing precision and voltage domain bridging are critical.
FAQ
What is the maximum operating temperature for the NL37WZ06USG?
The NL37WZ06USG is rated for operation from −55 °C to +125 °C ambient temperature. This extended range supports deployment in under-hood automotive modules, industrial motor drives, and outdoor telecom equipment where thermal stress is significant. The device maintains specified propagation delay and output drive performance across this full range, as validated in the Recommended Operating Conditions table of the official datasheet.
Does the NL37WZ06USG require external pull-up resistors on its outputs?
Yes, the NL37WZ06USG requires external pull-up resistors on all Y1, Y2, and Y3 outputs because they are open-drain. Without pull-ups, outputs cannot assert a logic high state. Typical values range from 1.8 kΩ (for 5 V I²C at 400 kHz) to 10 kΩ (for slower GPIO applications), selected based on bus capacitance, speed requirements, and VCC level. The NL37WZ06USG itself does not integrate pull-up circuitry.
Can the NL37WZ06USG be used with a 1.8 V supply?
Yes, the NL37WZ06USG operates reliably at 1.8 V, as confirmed by its 1.65 V minimum VCC rating. At 1.8 V, propagation delay increases to ≤9.5 ns (max), and output sink current drops to ~12 mA (typical), but all logic thresholds and input tolerance remain functional. This makes the NL37WZ06USG suitable for modern ultra-low-power microcontrollers and wearables where 1.8 V core logic is standard.
Is the NL37WZ06USG RoHS compliant and halogen-free?
Yes, the NL37WZ06USG is RoHS compliant, Pb-free, and halogen-free/BFR-free, as explicitly stated in the Features section of the official onsemi datasheet. The "G" suffix in NL37WZ06USG denotes the Pb-free package variant, and the device meets JEDEC J-STD-609 Class 1 moisture sensitivity level with UL 94 V-0 flammability rating.
How does the IOFF feature function in the NL37WZ06USG during power-down?
When VCC = 0 V, the IOFF circuitry in the NL37WZ06USG disables conduction paths between inputs (A1–A3) and outputs (Y1–Y3), limiting leakage current to ≤10 µA. This prevents back-powering of the unpowered IC from externally driven signals-critical in hot-swap systems or multi-rail boards where one section powers down while others remain active. The NL37WZ06USG maintains this protection across the full −55 °C to +125 °C temperature range.
NL37WZ06USG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- 37WZ
- Package/Case:
- 8-VFSOP (0.091", 2.30mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Inverter
- Number of Circuits:
- 3
- Number of Inputs:
- 3
- Features:
- Open Drain
- Voltage - Supply:
- 1.65V ~ 5.5V
- Current - Quiescent (Max):
- 1 µA
- Current - Output High, Low:
- -, 32mA
- Input Logic Level - Low:
- -
- Input Logic Level - High:
- -
- Max Propagation Delay @ V, Max CL:
- 3ns @ 5V, 50pF
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- US8
NL37WZ06USG FAQ
1.How can I place an order for NL37WZ06USG through Aetrix?
Please submit a Request for Quotation (RFQ) for NL37WZ06USG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NL37WZ06USG reliable?
The price and inventory of NL37WZ06USG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NL37WZ06USG is usually 5 days.
3.What payment methods are accepted for NL37WZ06USG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NL37WZ06USG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NL37WZ06USG?
NL37WZ06USG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NL37WZ06USG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NL37WZ06USG?
For technical support, including NL37WZ06USG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NL37WZ06USG requirements.
6.How does Aetrix verify that NL37WZ06USG is sourced from the original manufacturer or authorized distributors?
All NL37WZ06USG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NL37WZ06USG meets industry standards.
7.What is the process for return or replacement of NL37WZ06USG?
All NL37WZ06USG units undergo pre-shipment inspection (PSI). If there is an issue with NL37WZ06USG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NL37WZ06USG part is unused and in its original packaging.
Return procedure for NL37WZ06USG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NL37WZ06USG Tags
-
SN74LVC1G14DBVR
Texas Instruments
-
SN74LVC1G14DCKR
Texas Instruments
-
SN74AHC1G14DBVR
Texas Instruments
-
SN74LVC1G08DBVR
Texas Instruments
-
SN74LVC1G08DCKR
Texas Instruments
-
SN74LVC1G32DCKR
Texas Instruments
-
SN74LVC1G04DBVR
Texas Instruments
.jpg)
-
74LVC1G08GW,125
Nexperia USA Inc.
-
SN74LVC1G04DCKR
Texas Instruments
-
SN74AHC1G08DBVR
Texas Instruments
-
SN74LVC1G32DBVR
Texas Instruments
-
SN74AHCT1G08DBVR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

