Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Buffers, Drivers, Receivers, Transceivers

onsemi NLSF3T126MNR2

Name: NLSF3T126MNR2
Brand: onsemi
SKU: NLSF3T126MNR2
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: NLSF3T126MNR2

Manufacturer:: onsemi

Category:: Buffers, Drivers, Receivers, Transceivers

Package:: 16-VFQFN Exposed Pad

Datasheet:: NLSF3T126MNR2.pdf

Description:: IC BUFFER NON-INVERT 5.5V 16QFN

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,989

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

NLSF3T126MNR2 from onsemi is a high-speed CMOS quad bus buffer with 3-state control inputs, designed for level translation between 3.3 V and 5.0 V systems. It features noninverting logic, TTL-compatible inputs (VIL = 0.8 V, VIH = 2.0 V), 3.8 ns typical propagation delay at 5.0 V, and full 5.0 V CMOS output swing. It operates across 2.0–5.5 V supply range and supports hot-insertion-safe I/O protection up to 7.0 V.

For engineers reviewing the NLSF3T126MNR2 datasheet, pinout, applications, or equivalent options, this device is selected for bidirectional voltage-level translation in mixed-voltage digital buses, low-noise data routing in industrial controllers, and robust 3-state bus driving where power-down input tolerance and latchup immunity (>300 mA) are critical.

Technical Context

The NLSF3T126MNR2 implements four independent noninverting buffers, each with an active-high 3-state enable (OE). Its three-stage internal architecture delivers balanced propagation delays and high noise immunity (VOLP ≤ 0.8 V), while input structures tolerate 0–7.0 V regardless of VCC - enabling safe interfacing of 5.0 V outputs to 3.0 V inputs without external clamping.

All inputs and outputs remain protected when VCC = 0 V, supporting battery-backup operation and hot insertion. The device meets ESD requirements per Human Body Model (>2000 V) and Machine Model (>200 V), and exhibits latchup immunity exceeding 300 mA per JEDEC JESD78.

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay (tPD)	3.8 ns typical at VCC = 5.0 V, CL = 15 pF - enables sub-200 MHz bus operation with tight timing margins.
Supply Voltage Range	2.0 V to 5.5 V - supports direct integration into 2.5 V, 3.3 V, and 5.0 V logic domains without level shifters.
Input Voltage Tolerance	−0.5 V to +7.0 V - allows safe connection to overvoltage sources (e.g., 5 V signals into 3 V systems) without damage.
Output Drive Strength	±25 mA per pin - sufficient to drive standard 50 pF loads with <10 ns transition times across temperature.
3-State Leakage (IOZ)	±0.25 µA max at TA = 25°C - ensures minimal bus contention current during high-impedance state.
Quiescent Supply Current (ICC)	4.0 µA max at TA = 25°C - maintains ultra-low static power in always-on system management interfaces.
Input Capacitance (Cin)	4.0 pF typical - minimizes capacitive loading on upstream drivers and preserves signal integrity at high frequencies.

Pinout & Package

Package: QFN-16 (3 mm × 3 mm, 0.5 mm pitch, exposed pad), case 485G. Pb-free, RoHS-compliant, moisture sensitivity level 3.

Pin/Terminal	Circuit Role	Design Meaning
1, 3, 4, 5, 7, 8, 9, 10, 12, 13, 15	Signal I/O (A1–A4, Y1–Y4, OE1–OE4, NC)	Four independent A→Y buffer channels; each with dedicated OE; two no-connect pins (11, 14) for mechanical symmetry.
2	GND	Ground reference for all logic and I/O; connected to exposed thermal pad for enhanced thermal dissipation.
6	VCC	Primary power supply (2.0–5.5 V); decoupling capacitor required within 3 mm for stable high-speed operation.
16	Exposed Pad (EP)	Internally tied to GND; must be soldered to PCB ground plane for thermal management and EMI reduction.

Key Features

Feature	Design Value
TTL-compatible input thresholds	VIL = 0.8 V, VIH = 2.0 V - ensures reliable recognition of legacy 5 V TTL outputs even at 3.3 V supply.
Full 5.0 V CMOS output swing	VOL ≤ 0.1 V, VOH ≥ 4.4 V at VCC = 5.0 V - drives downstream 5 V logic directly without external pull-ups.
Power-down input protection	Inputs tolerate −0.5 V to +7.0 V with VCC = 0 V - prevents latchup or damage during power sequencing or hot-swap events.
Low dynamic noise	VOLP ≤ 0.8 V, VOLV ≥ −0.8 V - suppresses switching noise coupling into adjacent analog or clock traces.
Pb-free QFN-16 package	3×3 mm footprint with 0.5 mm pitch - enables high-density routing in space-constrained industrial and automotive control modules.

Applications

Industrial PLC Backplane Interface	Automotive Body Control Module (BCM)
Use Scenario: Interfacing 3.3 V microcontroller GPIOs to legacy 5 V sensor bus lines in programmable logic controller backplanes. IC Role / Device Role / Timing Role: Quad noninverting buffer providing bidirectional level translation and 3-state isolation during bus arbitration. Use Value: Eliminates discrete level-shifter ICs; supports hot-plug detection via VCC-independent input tolerance.	Use Scenario: Isolating CAN transceiver control signals from 3.3 V MCU while maintaining compatibility with 5 V power domain peripherals. IC Role / Device Role / Timing Role: Bus buffer enabling clean signal routing between mixed-voltage subsystems with precise 3-state timing control. Use Value: Reduces BOM count by replacing dual-supply translators; withstands load-dump transients due to 7.0 V input rating.
Medical Diagnostic Equipment Data Bus	Test & Measurement Instrumentation
Use Scenario: Driving high-impedance ADC input multiplexers from low-voltage FPGA I/O banks in portable ultrasound front-ends. IC Role / Device Role / Timing Role: Low-noise, low-skew buffer ensuring synchronized sampling across multiple analog channels. Use Value: Output skew ≤1.5 ns (CL = 50 pF) preserves phase alignment; VOLP ≤ 0.8 V prevents false triggering of sensitive analog circuitry.	Use Scenario: Enabling flexible signal routing between 2.5 V logic analyzers and 5 V DUTs in automated test fixtures. IC Role / Device Role / Timing Role: Reconfigurable bus driver allowing shared probe connections via OE-controlled 3-state outputs. Use Value: ±25 mA drive strength supports long trace runs; 4.0 pF input capacitance minimizes signal degradation at >100 MHz.

Industrial PLC Backplane Interface

Automotive Body Control Module (BCM)

Use Scenario: Interfacing 3.3 V microcontroller GPIOs to legacy 5 V sensor bus lines in programmable logic controller backplanes.

IC Role / Device Role / Timing Role: Quad noninverting buffer providing bidirectional level translation and 3-state isolation during bus arbitration.

Use Value: Eliminates discrete level-shifter ICs; supports hot-plug detection via VCC-independent input tolerance.

Use Scenario: Isolating CAN transceiver control signals from 3.3 V MCU while maintaining compatibility with 5 V power domain peripherals.

IC Role / Device Role / Timing Role: Bus buffer enabling clean signal routing between mixed-voltage subsystems with precise 3-state timing control.

Use Value: Reduces BOM count by replacing dual-supply translators; withstands load-dump transients due to 7.0 V input rating.

Medical Diagnostic Equipment Data Bus

Test & Measurement Instrumentation

Use Scenario: Driving high-impedance ADC input multiplexers from low-voltage FPGA I/O banks in portable ultrasound front-ends.

IC Role / Device Role / Timing Role: Low-noise, low-skew buffer ensuring synchronized sampling across multiple analog channels.

Use Value: Output skew ≤1.5 ns (CL = 50 pF) preserves phase alignment; VOLP ≤ 0.8 V prevents false triggering of sensitive analog circuitry.

Use Scenario: Enabling flexible signal routing between 2.5 V logic analyzers and 5 V DUTs in automated test fixtures.

IC Role / Device Role / Timing Role: Reconfigurable bus driver allowing shared probe connections via OE-controlled 3-state outputs.

Use Value: ±25 mA drive strength supports long trace runs; 4.0 pF input capacitance minimizes signal degradation at >100 MHz.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad bus buffer applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC126APWR	Lower VCC min (1.65 V), higher ICC (10 µA typ), no 7 V input tolerance	Suitable for ultra-low-voltage 1.8 V systems but lacks overvoltage protection for mixed-domain hot-swap use	Select when operating below 2.0 V or requiring AEC-Q100 qualification; verify input protection separately
74AUP1G125GW,125	Single-channel, smaller XSON-6 package, lower drive (±4 mA), tPD = 6.1 ns @ 3.3 V	Requires four devices for quad function; better for space-constrained single-line isolation than bus-wide buffering	Choose for minimal footprint per channel; not a drop-in replacement due to pin count and channel count mismatch

Compared with SN74LVC126APWR and 74AUP1G125GW,125, the NLSF3T126MNR2 uniquely combines 7 V input tolerance, 3.8 ns speed at 5 V, and integrated quad functionality in a thermally enhanced QFN-16 - making it optimal for ruggedized mixed-voltage bus interfaces where reliability under voltage mismatch is non-negotiable.

Availability

NLSF3T126MNR2 is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical diagnostic equipment requiring stable component supply, long-term lifecycle support, and guaranteed Pb-free compliance.

Supply support for NLSF3T126MNR2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering silicon solutions for automotive, industrial, cloud, and medical applications.

The NLSF3T126MNR2 belongs to onsemi's high-speed logic family, engineered specifically for robust voltage-level translation and noise-immune bus interfacing in harsh electrical environments.

FAQ

What is the maximum input voltage the NLSF3T126MNR2 can safely tolerate?

The NLSF3T126MNR2 supports input voltages from −0.5 V to +7.0 V, independent of VCC level. This allows safe interfacing of 5.0 V signals into 3.0 V or 2.5 V systems without external clamping diodes. The specification is validated across temperature and applies even when VCC = 0 V, making the NLSF3T126MNR2 suitable for hot-insertion scenarios and battery-backed subsystems.

Does the NLSF3T126MNR2 support true bidirectional level shifting?

No - the NLSF3T126MNR2 is a unidirectional noninverting buffer (A → Y). It does not auto-detect direction or provide automatic bidirectional translation like dedicated level shifters. However, its wide input voltage range (0–7.0 V) and full 5.0 V output swing enable manual bidirectional system design when paired with complementary OE control logic on both sides of the interface.

What is the recommended decoupling for the NLSF3T126MNR2?

A 100 nF X7R ceramic capacitor placed within 3 mm of the VCC (pin 6) and GND (pin 2) is required. The exposed pad (pin 16) must be soldered to a solid PCB ground plane to ensure thermal stability and minimize high-frequency noise coupling. Additional bulk capacitance (e.g., 4.7 µF) is advised near the power entry point for multi-device bus applications.

Can the NLSF3T126MNR2 be used with 1.8 V logic inputs?

No - the NLSF3T126MNR2 requires minimum VIH = 0.44 VCC (≈2.2 V at VCC = 5.0 V) and has no guaranteed operation below VCC = 2.0 V. For 1.8 V systems, use logic families explicitly rated down to 1.65 V (e.g., LVC or AUP series). The NLSF3T126MNR2 is optimized for 2.5 V, 3.3 V, and 5.0 V domains only.

How is the exposed pad (EP) of the NLSF3T126MNR2 internally connected?

The exposed pad (pin 16) of the NLSF3T126MNR2 is internally connected to GND. It must be soldered to a PCB thermal pad tied directly to the main ground plane. This connection provides both thermal dissipation (critical for sustained 500 mW power handling) and reduced EMI - floating or unconnected EP degrades noise performance and risks thermal overstress.

NLSF3T126MNR2 Specifications

Product attributes: Attribute value

Manufacturer:: onsemi

Series:: -

Package/Case:: 16-VFQFN Exposed Pad

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: Buffer, Non-Inverting

Number of Elements:: 4

Number of Bits per Element:: 1

Input Type:: -

Output Type:: 3-State

Current - Output High, Low:: 8mA, 8mA

Voltage - Supply:: 2V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-QFN (3x3)

NLSF3T126MNR2 FAQ

1.How can I place an order for NLSF3T126MNR2 through Aetrix?

Please submit a Request for Quotation (RFQ) for NLSF3T126MNR2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for NLSF3T126MNR2 reliable?

The price and inventory of NLSF3T126MNR2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLSF3T126MNR2 is usually 5 days.

3.What payment methods are accepted for NLSF3T126MNR2?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLSF3T126MNR2 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for NLSF3T126MNR2?

NLSF3T126MNR2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your NLSF3T126MNR2 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for NLSF3T126MNR2?

For technical support, including NLSF3T126MNR2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLSF3T126MNR2 requirements.

6.How does Aetrix verify that NLSF3T126MNR2 is sourced from the original manufacturer or authorized distributors?

All NLSF3T126MNR2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLSF3T126MNR2 meets industry standards.

7.What is the process for return or replacement of NLSF3T126MNR2?

All NLSF3T126MNR2 units undergo pre-shipment inspection (PSI). If there is an issue with NLSF3T126MNR2, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The NLSF3T126MNR2 part is unused and in its original packaging.

Return procedure for NLSF3T126MNR2:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…