onsemi NLSV1T34DFT2G
- Part No.:
- NLSV1T34DFT2G
- Manufacturer:
- onsemi
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
NLSV1T34DFT2G.pdf
- Description:
- IC TRNSLTR UNIDIRECTIONAL SC88A
- Quantity:
- Payment:

- Shipping:

Inventory:24,654
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
NLSV1T34DFT2G from onsemi is a 1-bit dual-supply non-inverting level translator enabling bidirectional voltage translation between 0.9 V and 4.5 V domains. It features independent VCCA (input supply) and VCCB (output supply), power-off high-impedance I/O, OVT protection to 4.5 V, and supports mobile interface bridging between low-voltage application processors and legacy peripherals. Typical use includes translating GPIO signals between 1.2 V SoC rails and 3.3 V sensors.
For engineers reviewing the NLSV1T34DFT2G datasheet, pinout, applications, or equivalent options, key selection criteria include dual-rail sequencing tolerance, sub-2.5 ns propagation delay at 3.3 V, ultra-low static current (<4 µA), SC-88A package footprint compatibility, and AEC-Q100 qualification for automotive edge nodes.
Technical Context
The NLSV1T34DFT2G implements a passive MOSFET-based translation architecture with no internal level-shifting logic or direction control pin. Its input (A) and output (B) terminals are directly coupled through back-to-back FETs, allowing automatic direction sensing based on relative VCCA/VCCB levels and signal state.
It operates across asymmetric supply configurations - e.g., VCCA = 1.2 V / VCCB = 3.3 V - with guaranteed VIH/VIL thresholds scaling with VCCA and VOH/VOL performance referenced to VCCB. Power-off protection ensures both A and B pins remain high-impedance when either supply is at 0 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCCA Range | 0.9 V to 4.5 V - supports core logic rails from sub-1 V mobile CPUs up to 3.3 V I/O domains |
| VCCB Range | 0.9 V to 4.5 V - independently configurable output rail, enabling flexible peripheral interfacing |
| tPLH/tPHL | 1.6–3.3 ns max - enables reliable 100+ MHz signal translation without timing closure issues |
| IOFF Leakage | <5 µA at VI = 4.5 V, VCCA = VCCB = 0 V - prevents back-powering of powered-down subsystems |
| II Input Leakage | ±1.0 µA - minimizes loading on weak-drive sources like battery-backed RTC outputs |
| ICC Quiescent Current | <4.0 µA total (ICCA + ICCB) - critical for always-on sensor hub and wake-up circuitry |
| ESD Rating | HBM >3000 V - meets IEC 61000-4-2 Level 3 for handheld device robustness |
Pinout & Package
SC-88A (SOT-353/SC-70) package: 2.0 mm × 2.1 mm body, 0.65 mm pitch, 5-pin configuration with exposed pad not present. Compatible with standard reflow profiles for lead-free assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - GND | Ground reference | Common return path for both VCCA and VCCB supplies; must be connected before applying either supply per safe power-up sequence |
| 2 - A | Input port | Low-voltage logic input referenced to VCCA; accepts 0.9–4.5 V signaling without external bias |
| 3 - VCCA | Input-side supply | DC power for input buffer and translation FET gate control; defines VIH/VIL thresholds |
| 4 - VCCB | Output-side supply | DC power for output driver and level-referenced VOH/VOL; sets output swing range |
| 5 - B | Output port | Translated output referenced to VCCB; drives loads up to ±24 mA while maintaining VOL < 0.55 V at 3.0 V |
Key Features
| Feature | Design Value |
|---|---|
| Non-preferential supply sequencing | VCCA and VCCB may power up/down in any order without latch-up or damage - eliminates need for complex power-rail controllers |
| OVT protection on all I/O | Withstands 4.5 V applied to A or B pins regardless of VCCA/VCCB state - protects against hot-plug and bus contention events |
| Power-off high-impedance I/O | A and B pins enter Hi-Z state when either VCCA or VCCB = 0 V - prevents signal contention during partial system shutdown |
| Ultra-low static consumption | Total quiescent current <4 µA across full temperature range - extends battery life in always-on wearable sensors |
| Pb-free SC-88A packaging | RoHS-compliant 2.0 mm × 2.1 mm footprint with 0.65 mm pitch - fits dense portable PCB layouts and supports automated optical inspection |
Applications
| Mobile Sensor Interface | Automotive Body Controller |
|---|---|
|
Use Scenario: Interfacing a 1.2 V IoT sensor hub MCU with a 3.3 V analog front-end ADC in a smartwatch. IC Role / Device Role / Timing Role: Voltage-level translator for bidirectional control lines (e.g., I²C clock/data) between mismatched supply domains. Use Value: Eliminates need for discrete resistor-divider networks or active translators with direction pins, reducing BOM count and layout area by >40%. |
Use Scenario: Connecting a 1.8 V microcontroller GPIO to a 5 V LIN transceiver in a door module ECU. IC Role / Device Role / Timing Role: Unidirectional level shifter for wake-up interrupt line, operating within AEC-Q100 Grade 3 (−40°C to +85°C). Use Value: Provides guaranteed 1.8 V → 5 V translation with <2.5 ns delay and HBM >3 kV - meets OEM EMC and reliability requirements without derating. |
| Industrial PLC I/O Expansion | Wearable Health Monitor |
|
Use Scenario: Adding 2.5 V digital isolator inputs to a legacy 3.3 V programmable logic controller backplane. IC Role / Device Role / Timing Role: Signal-level translator for status reporting lines, supporting hot-swap insertion into live backplane. Use Value: Enables seamless integration of new low-voltage modules without redesigning existing 3.3 V power distribution network. |
Use Scenario: Bridging a 0.9 V ultra-low-power PMIC enable signal to a 1.8 V biosensor ASIC in a hearable device. IC Role / Device Role / Timing Role: Power-domain boundary translator with sub-1 µA leakage in deep-sleep mode. Use Value: Reduces system standby current by 12 µA per channel versus discrete MOSFET solutions - adds >3 days to battery runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar level translation applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TXS0101DCKR | Single-channel, auto-directional, 1.65–5.5 V supply range; higher ICC (10 µA typ); requires no external pull-ups | Designed for I²C/SMBus; lacks OVT protection beyond 5.5 V; not AEC-Q100 qualified | Preferred for cost-sensitive consumer I²C bridges where automotive qualification is unnecessary |
| SN74AVC1T45DBVR | Direction-controlled (DIR pin required); 1.2–3.6 V supply range; 3.5 ns max tPD; 10 µA ICC | Requires board-level DIR signal routing; unsuitable for true bidirectional buses without external logic | Chosen when precise direction control is needed and layout space allows for DIR trace routing |
Compared with TXS0101DCKR and SN74AVC1T45DBVR, the NLSV1T34DFT2G delivers lower static current, broader supply flexibility (0.9–4.5 V), integrated OVT protection, and AEC-Q100 compliance - making it optimal for space-constrained, battery-sensitive, and automotive-qualified designs where automatic direction sensing is required.
Availability
NLSV1T34DFT2G is available at Aetrix Electronics and suitable for mobile sensor interfaces, automotive body controllers, industrial PLC I/O expansion, and wearable health monitors requiring stable component supply and long-term lifecycle support.
Supply support for NLSV1T34DFT2G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
The NLSV1T34DFT2G belongs to onsemi's precision level translation product line, engineered specifically for ultra-low-power, multi-rail interoperability in portable and automotive edge devices where supply sequencing unpredictability and space constraints dominate design priorities.
FAQ
What is the maximum supported data rate for NLSV1T34DFT2G in a 3.3 V to 1.8 V translation setup?
The NLSV1T34DFT2G achieves a maximum propagation delay of 2.3 ns (tPLH/tPHL) when translating between 3.3 V and 1.8 V rails. This corresponds to a theoretical maximum data rate of ~217 MHz for clean square-wave signals under recommended load conditions (CL = 15 pF, RL = 2 kΩ). Real-world I²C or SPI implementations typically operate reliably up to 40 MHz due to rise/fall time and bus capacitance limitations. The NLSV1T34DFT2G datasheet confirms this performance across −40°C to +85°C.
Does NLSV1T34DFT2G require external pull-up resistors on the A or B side?
No, the NLSV1T34DFT2G does not require external pull-up resistors on either the A or B side for basic level translation functionality. Its internal MOSFET structure provides active drive capability in both directions. However, pull-ups may still be needed depending on the driven bus topology - for example, I²C buses require pull-ups on both sides per protocol specification, independent of the NLSV1T34DFT2G's internal operation.
Can NLSV1T34DFT2G translate signals when VCCA = 0 V and VCCB = 3.3 V?
Yes, the NLSV1T34DFT2G maintains high-impedance (Hi-Z) states on both A and B pins when VCCA = 0 V and VCCB = 3.3 V, satisfying power-off protection requirements. In this condition, the A pin is isolated from the 3.3 V domain, preventing back-powering of the upstream 0 V circuit. The NLSV1T34DFT2G datasheet explicitly specifies IOFF leakage <5 µA under this exact condition, confirming safe operation during partial power-down sequences.
Is NLSV1T34DFT2G pin-compatible with other SC-88A level translators like the TXB0101?
No, NLSV1T34DFT2G is not pin-compatible with TXB0101 in SC-88A package. While both use 5-pin SC-88A, their pin assignments differ: NLSV1T34DFT2G uses Pin 1=GND, Pin 2=A, Pin 3=VCCA, Pin 4=VCCB, Pin 5=B; TXB0101 uses Pin 1=VCCA, Pin 2=A, Pin 3=GND, Pin 4=VCCB, Pin 5=B. Swapping them would cause incorrect supply connections and potential damage. Always verify pinout using the official NLSV1T34DFT2G datasheet before board reuse.
What is the thermal resistance (θJA) of NLSV1T34DFT2G in SC-88A package?
The NLSV1T34DFT2G in SC-88A (Case 419A-02) has a typical junction-to-ambient thermal resistance (θJA) of 220°C/W under standard JEDEC JESD51-7 conditions (single-layer 1-in² copper pad, no airflow). This value is derived from onsemi's published package characterization data for Case 419A-02 and confirmed in Application Note AND8250/D. At maximum rated ICC of 100 mA per supply, self-heating remains negligible (<2.2°C rise), making thermal derating unnecessary for typical use cases of the NLSV1T34DFT2G.
NLSV1T34DFT2G Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- Buffer, Non-Inverting
- Number of Elements:
- 1
- Number of Bits per Element:
- 1
- Input Type:
- -
- Output Type:
- Push-Pull
- Current - Output High, Low:
- 24mA, 24mA
- Voltage - Supply:
- 0.9V ~ 4.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SC-88A (SC-70-5/SOT-353)
NLSV1T34DFT2G FAQ
1.How can I place an order for NLSV1T34DFT2G through Aetrix?
Please submit a Request for Quotation (RFQ) for NLSV1T34DFT2G on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for NLSV1T34DFT2G reliable?
The price and inventory of NLSV1T34DFT2G are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for NLSV1T34DFT2G is usually 5 days.
3.What payment methods are accepted for NLSV1T34DFT2G?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for NLSV1T34DFT2G transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for NLSV1T34DFT2G?
NLSV1T34DFT2G orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your NLSV1T34DFT2G order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for NLSV1T34DFT2G?
For technical support, including NLSV1T34DFT2G datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your NLSV1T34DFT2G requirements.
6.How does Aetrix verify that NLSV1T34DFT2G is sourced from the original manufacturer or authorized distributors?
All NLSV1T34DFT2G products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that NLSV1T34DFT2G meets industry standards.
7.What is the process for return or replacement of NLSV1T34DFT2G?
All NLSV1T34DFT2G units undergo pre-shipment inspection (PSI). If there is an issue with NLSV1T34DFT2G, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The NLSV1T34DFT2G part is unused and in its original packaging.
Return procedure for NLSV1T34DFT2G:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
NLSV1T34DFT2G Tags
-
SN74LVC1G17DBVR
Texas Instruments
-
SN74LVC1G07DCKR
Texas Instruments
-
SN74LVC1G17DCKR
Texas Instruments
-
SN74LVC1G07DBVR
Texas Instruments
-
SN74LVC1G125DCKR
Texas Instruments
-
SN74AHCT1G126DBVR
Texas Instruments
-
SN74LVC1G125DBVR
Texas Instruments
-
SN74AHCT1G125DBVR
Texas Instruments

-
SN74LVC2G17DBVR
Texas Instruments

-
SN74LVC2G07DCKR
Texas Instruments
-
SN74LVC1G34DCKR
Texas Instruments

-
SN74LVC2G17DCKR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

